Ralf Baechle 1d40cfcd34 Avoid SMP cacheflushes. This is a minor optimization of startup but ... will also avoid smp_call_function from doing stupid things when called from a CPU that is not yet marked online. Signed-off-by: Ralf Baechle <ralf@linux-mips.org>		2005-10-29 19:31:54 +01:00
..
c-r3k.c	Update MIPS to use the 4-level pagetable code thereby getting rid of	2005-10-29 19:30:31 +01:00
c-r4k.c	Avoid SMP cacheflushes. This is a minor optimization of startup but	2005-10-29 19:31:54 +01:00
c-sb1.c	More AP / SP bits for the 34K, the Malta bits and things. Still wants	2005-10-29 19:31:53 +01:00
c-tx39.c	Avoid SMP cacheflushes. This is a minor optimization of startup but	2005-10-29 19:31:54 +01:00
cache.c	Rename CONFIG_CPU_MIPS{32,64} to CONFIG_CPU_MIPS{32|64}_R1.	2005-10-29 19:31:37 +01:00
cerr-sb1.c	[PATCH] mips: nuke trailing whitespace	2005-09-05 00:06:07 -07:00
cex-gen.S
cex-sb1.S
dma-coherent.c	Arrested for multiple offences of header file inclusion.	2005-10-29 19:31:07 +01:00
dma-ip27.c	[PATCH] gfp_t: dma-mapping (mips)	2005-10-28 08:16:48 -07:00
dma-ip32.c	[PATCH] gfp_t: dma-mapping (mips)	2005-10-28 08:16:48 -07:00
dma-noncoherent.c	[PATCH] gfp_t: dma-mapping (mips)	2005-10-28 08:16:48 -07:00
extable.c
fault.c	Sparseify MIPS.	2005-10-29 19:30:50 +01:00
highmem.c	Define kmap_atomic_pfn() for MIPS.	2005-10-29 19:31:42 +01:00
init.c	Update MIPS to use the 4-level pagetable code thereby getting rid of	2005-10-29 19:30:31 +01:00
ioremap.c	Inline ioremap() calls for constant addresses that map to KSEG1.	2005-10-29 19:31:34 +01:00
Makefile	Rename CONFIG_CPU_MIPS{32,64} to CONFIG_CPU_MIPS{32|64}_R1.	2005-10-29 19:31:37 +01:00
pg-r4k.c	Avoid SMP cacheflushes. This is a minor optimization of startup but	2005-10-29 19:31:54 +01:00
pg-sb1.c	Remove useless casts. Fix formatting.	2005-10-29 19:31:00 +01:00
pgtable-32.c	Update MIPS to use the 4-level pagetable code thereby getting rid of	2005-10-29 19:30:31 +01:00
pgtable-64.c
pgtable.c
sc-ip22.c
sc-r5k.c
sc-rm7k.c	Use macros for the RM7k cp0.config bits instead of magic numbers.	2005-10-29 19:31:28 +01:00
tlb-andes.c	Update MIPS to use the 4-level pagetable code thereby getting rid of	2005-10-29 19:30:31 +01:00
tlb-r3k.c
tlb-r4k.c	Rename CONFIG_CPU_MIPS{32,64} to CONFIG_CPU_MIPS{32|64}_R1.	2005-10-29 19:31:37 +01:00
tlb-r8k.c
tlb-sb1.c	Rename CONFIG_CPU_MIPS{32,64} to CONFIG_CPU_MIPS{32|64}_R1.	2005-10-29 19:31:37 +01:00
tlbex-fault.S
tlbex.c	Avoid SMP cacheflushes. This is a minor optimization of startup but	2005-10-29 19:31:54 +01:00