2005-09-26 02:04:21 -04:00
|
|
|
/*
|
|
|
|
* PowerPC version
|
|
|
|
* Copyright (C) 1995-1996 Gary Thomas (gdt@linuxppc.org)
|
|
|
|
*
|
|
|
|
* Rewritten by Cort Dougan (cort@cs.nmt.edu) for PReP
|
|
|
|
* Copyright (C) 1996 Cort Dougan <cort@cs.nmt.edu>
|
|
|
|
* Adapted for Power Macintosh by Paul Mackerras.
|
|
|
|
* Low-level exception handlers and MMU support
|
|
|
|
* rewritten by Paul Mackerras.
|
|
|
|
* Copyright (C) 1996 Paul Mackerras.
|
|
|
|
*
|
|
|
|
* Adapted for 64bit PowerPC by Dave Engebretsen, Peter Bergner, and
|
|
|
|
* Mike Corrigan {engebret|bergner|mikejc}@us.ibm.com
|
|
|
|
*
|
|
|
|
* This file contains the low-level support and setup for the
|
|
|
|
* PowerPC-64 platform, including trap and interrupt dispatch.
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU General Public License
|
|
|
|
* as published by the Free Software Foundation; either version
|
|
|
|
* 2 of the License, or (at your option) any later version.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/threads.h>
|
2005-10-10 00:01:07 -04:00
|
|
|
#include <asm/reg.h>
|
2005-09-26 02:04:21 -04:00
|
|
|
#include <asm/page.h>
|
|
|
|
#include <asm/mmu.h>
|
|
|
|
#include <asm/ppc_asm.h>
|
|
|
|
#include <asm/asm-offsets.h>
|
|
|
|
#include <asm/bug.h>
|
|
|
|
#include <asm/cputable.h>
|
|
|
|
#include <asm/setup.h>
|
|
|
|
#include <asm/hvcall.h>
|
2005-11-01 23:02:47 -05:00
|
|
|
#include <asm/iseries/lpar_map.h>
|
[PATCH] powerpc: Merge thread_info.h
Merge ppc32 and ppc64 versions of thread_info.h. They were pretty
similar already, the chief changes are:
- Instead of inline asm to implement current_thread_info(),
which needs to be different for ppc32 and ppc64, we use C with an
asm("r1") register variable. gcc turns it into the same asm as we
used to have for both platforms.
- We replace ppc32's 'local_flags' with the ppc64
'syscall_noerror' field. The noerror flag was in fact the only thing
in the local_flags field anyway, so the ppc64 approach is simpler, and
means we only need a load-immediate/store instead of load/mask/store
when clearing the flag.
- In readiness for 64k pages, when THREAD_SIZE will be less
than a page, ppc64 used kmalloc() rather than get_free_pages() to
allocate the kernel stack. With this patch we do the same for ppc32,
since there's no strong reason not to.
- For ppc64, we no longer export THREAD_SHIFT and THREAD_SIZE
via asm-offsets, thread_info.h can now be safely included in asm, as
on ppc32.
Built and booted on G4 Powerbook (ARCH=ppc and ARCH=powerpc) and
Power5 (ARCH=ppc64 and ARCH=powerpc).
Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
Signed-off-by: Paul Mackerras <paulus@samba.org>
2005-10-21 01:45:50 -04:00
|
|
|
#include <asm/thread_info.h>
|
2006-09-25 04:19:00 -04:00
|
|
|
#include <asm/firmware.h>
|
2007-08-20 00:58:36 -04:00
|
|
|
#include <asm/page_64.h>
|
2007-08-21 23:46:44 -04:00
|
|
|
#include <asm/exception.h>
|
2005-09-26 02:04:21 -04:00
|
|
|
|
|
|
|
#define DO_SOFT_DISABLE
|
|
|
|
|
|
|
|
/*
|
|
|
|
* We layout physical memory as follows:
|
|
|
|
* 0x0000 - 0x00ff : Secondary processor spin code
|
|
|
|
* 0x0100 - 0x2fff : pSeries Interrupt prologs
|
|
|
|
* 0x3000 - 0x5fff : interrupt support, iSeries and common interrupt prologs
|
|
|
|
* 0x6000 - 0x6fff : Initial (CPU0) segment table
|
|
|
|
* 0x7000 - 0x7fff : FWNMI data area
|
|
|
|
* 0x8000 - : Early init and support code
|
|
|
|
*/
|
|
|
|
|
|
|
|
/*
|
|
|
|
* SPRG Usage
|
|
|
|
*
|
|
|
|
* Register Definition
|
|
|
|
*
|
|
|
|
* SPRG0 reserved for hypervisor
|
|
|
|
* SPRG1 temp - used to save gpr
|
|
|
|
* SPRG2 temp - used to save gpr
|
|
|
|
* SPRG3 virt addr of paca
|
|
|
|
*/
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Entering into this code we make the following assumptions:
|
|
|
|
* For pSeries:
|
|
|
|
* 1. The MMU is off & open firmware is running in real mode.
|
|
|
|
* 2. The kernel is entered at __start
|
|
|
|
*
|
|
|
|
* For iSeries:
|
|
|
|
* 1. The MMU is on (as it always is for iSeries)
|
|
|
|
* 2. The kernel is entered at system_reset_iSeries
|
|
|
|
*/
|
|
|
|
|
|
|
|
.text
|
|
|
|
.globl _stext
|
|
|
|
_stext:
|
|
|
|
_GLOBAL(__start)
|
|
|
|
/* NOP this out unconditionally */
|
|
|
|
BEGIN_FTR_SECTION
|
2005-10-05 20:59:19 -04:00
|
|
|
b .__start_initialization_multiplatform
|
2005-09-26 02:04:21 -04:00
|
|
|
END_FTR_SECTION(0, 1)
|
|
|
|
|
|
|
|
/* Catch branch to 0 in real mode */
|
|
|
|
trap
|
|
|
|
|
|
|
|
/* Secondary processors spin on this value until it goes to 1. */
|
|
|
|
.globl __secondary_hold_spinloop
|
|
|
|
__secondary_hold_spinloop:
|
|
|
|
.llong 0x0
|
|
|
|
|
|
|
|
/* Secondary processors write this value with their cpu # */
|
|
|
|
/* after they enter the spin loop immediately below. */
|
|
|
|
.globl __secondary_hold_acknowledge
|
|
|
|
__secondary_hold_acknowledge:
|
|
|
|
.llong 0x0
|
|
|
|
|
2006-06-23 04:15:37 -04:00
|
|
|
#ifdef CONFIG_PPC_ISERIES
|
|
|
|
/*
|
|
|
|
* At offset 0x20, there is a pointer to iSeries LPAR data.
|
|
|
|
* This is required by the hypervisor
|
|
|
|
*/
|
|
|
|
. = 0x20
|
|
|
|
.llong hvReleaseData-KERNELBASE
|
|
|
|
#endif /* CONFIG_PPC_ISERIES */
|
|
|
|
|
2005-09-26 02:04:21 -04:00
|
|
|
. = 0x60
|
|
|
|
/*
|
2007-06-15 18:06:23 -04:00
|
|
|
* The following code is used to hold secondary processors
|
|
|
|
* in a spin loop after they have entered the kernel, but
|
2005-09-26 02:04:21 -04:00
|
|
|
* before the bulk of the kernel has been relocated. This code
|
|
|
|
* is relocated to physical address 0x60 before prom_init is run.
|
|
|
|
* All of it must fit below the first exception vector at 0x100.
|
|
|
|
*/
|
|
|
|
_GLOBAL(__secondary_hold)
|
|
|
|
mfmsr r24
|
|
|
|
ori r24,r24,MSR_RI
|
|
|
|
mtmsrd r24 /* RI on */
|
|
|
|
|
2006-02-13 02:11:13 -05:00
|
|
|
/* Grab our physical cpu number */
|
2005-09-26 02:04:21 -04:00
|
|
|
mr r24,r3
|
|
|
|
|
|
|
|
/* Tell the master cpu we're here */
|
|
|
|
/* Relocation is off & we are located at an address less */
|
|
|
|
/* than 0x100, so only need to grab low order offset. */
|
|
|
|
std r24,__secondary_hold_acknowledge@l(0)
|
|
|
|
sync
|
|
|
|
|
|
|
|
/* All secondary cpus wait here until told to start. */
|
|
|
|
100: ld r4,__secondary_hold_spinloop@l(0)
|
|
|
|
cmpdi 0,r4,1
|
|
|
|
bne 100b
|
|
|
|
|
2006-02-13 02:11:13 -05:00
|
|
|
#if defined(CONFIG_SMP) || defined(CONFIG_KEXEC)
|
2006-08-11 01:07:08 -04:00
|
|
|
LOAD_REG_IMMEDIATE(r4, .generic_secondary_smp_init)
|
2005-12-05 16:49:00 -05:00
|
|
|
mtctr r4
|
2005-09-26 02:04:21 -04:00
|
|
|
mr r3,r24
|
2005-12-05 16:49:00 -05:00
|
|
|
bctr
|
2005-09-26 02:04:21 -04:00
|
|
|
#else
|
|
|
|
BUG_OPCODE
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/* This value is used to mark exception frames on the stack. */
|
|
|
|
.section ".toc","aw"
|
|
|
|
exception_marker:
|
|
|
|
.tc ID_72656773_68657265[TC],0x7265677368657265
|
|
|
|
.text
|
|
|
|
|
|
|
|
/*
|
|
|
|
* This is the start of the interrupt handlers for pSeries
|
|
|
|
* This code runs with relocation off.
|
|
|
|
*/
|
|
|
|
. = 0x100
|
|
|
|
.globl __start_interrupts
|
|
|
|
__start_interrupts:
|
|
|
|
|
|
|
|
STD_EXCEPTION_PSERIES(0x100, system_reset)
|
|
|
|
|
|
|
|
. = 0x200
|
|
|
|
_machine_check_pSeries:
|
|
|
|
HMT_MEDIUM
|
2005-10-10 00:01:07 -04:00
|
|
|
mtspr SPRN_SPRG1,r13 /* save r13 */
|
2005-09-26 02:04:21 -04:00
|
|
|
EXCEPTION_PROLOG_PSERIES(PACA_EXMC, machine_check_common)
|
|
|
|
|
|
|
|
. = 0x300
|
|
|
|
.globl data_access_pSeries
|
|
|
|
data_access_pSeries:
|
|
|
|
HMT_MEDIUM
|
2005-10-10 00:01:07 -04:00
|
|
|
mtspr SPRN_SPRG1,r13
|
2005-09-26 02:04:21 -04:00
|
|
|
BEGIN_FTR_SECTION
|
2005-10-10 00:01:07 -04:00
|
|
|
mtspr SPRN_SPRG2,r12
|
|
|
|
mfspr r13,SPRN_DAR
|
|
|
|
mfspr r12,SPRN_DSISR
|
2005-09-26 02:04:21 -04:00
|
|
|
srdi r13,r13,60
|
|
|
|
rlwimi r13,r12,16,0x20
|
|
|
|
mfcr r12
|
|
|
|
cmpwi r13,0x2c
|
2006-11-01 17:44:37 -05:00
|
|
|
beq do_stab_bolted_pSeries
|
2005-09-26 02:04:21 -04:00
|
|
|
mtcrf 0x80,r12
|
2005-10-10 00:01:07 -04:00
|
|
|
mfspr r12,SPRN_SPRG2
|
2005-09-26 02:04:21 -04:00
|
|
|
END_FTR_SECTION_IFCLR(CPU_FTR_SLB)
|
|
|
|
EXCEPTION_PROLOG_PSERIES(PACA_EXGEN, data_access_common)
|
|
|
|
|
|
|
|
. = 0x380
|
|
|
|
.globl data_access_slb_pSeries
|
|
|
|
data_access_slb_pSeries:
|
|
|
|
HMT_MEDIUM
|
2005-10-10 00:01:07 -04:00
|
|
|
mtspr SPRN_SPRG1,r13
|
|
|
|
mfspr r13,SPRN_SPRG3 /* get paca address into r13 */
|
2005-11-06 19:06:55 -05:00
|
|
|
std r3,PACA_EXSLB+EX_R3(r13)
|
|
|
|
mfspr r3,SPRN_DAR
|
2005-09-26 02:04:21 -04:00
|
|
|
std r9,PACA_EXSLB+EX_R9(r13) /* save r9 - r12 */
|
2005-11-06 19:06:55 -05:00
|
|
|
mfcr r9
|
|
|
|
#ifdef __DISABLED__
|
|
|
|
/* Keep that around for when we re-implement dynamic VSIDs */
|
|
|
|
cmpdi r3,0
|
|
|
|
bge slb_miss_user_pseries
|
|
|
|
#endif /* __DISABLED__ */
|
2005-09-26 02:04:21 -04:00
|
|
|
std r10,PACA_EXSLB+EX_R10(r13)
|
|
|
|
std r11,PACA_EXSLB+EX_R11(r13)
|
|
|
|
std r12,PACA_EXSLB+EX_R12(r13)
|
2005-11-06 19:06:55 -05:00
|
|
|
mfspr r10,SPRN_SPRG1
|
|
|
|
std r10,PACA_EXSLB+EX_R13(r13)
|
2005-10-10 00:01:07 -04:00
|
|
|
mfspr r12,SPRN_SRR1 /* and SRR1 */
|
2005-11-06 19:06:55 -05:00
|
|
|
b .slb_miss_realmode /* Rel. branch works in real mode */
|
2005-09-26 02:04:21 -04:00
|
|
|
|
|
|
|
STD_EXCEPTION_PSERIES(0x400, instruction_access)
|
|
|
|
|
|
|
|
. = 0x480
|
|
|
|
.globl instruction_access_slb_pSeries
|
|
|
|
instruction_access_slb_pSeries:
|
|
|
|
HMT_MEDIUM
|
2005-10-10 00:01:07 -04:00
|
|
|
mtspr SPRN_SPRG1,r13
|
|
|
|
mfspr r13,SPRN_SPRG3 /* get paca address into r13 */
|
2005-11-06 19:06:55 -05:00
|
|
|
std r3,PACA_EXSLB+EX_R3(r13)
|
|
|
|
mfspr r3,SPRN_SRR0 /* SRR0 is faulting address */
|
2005-09-26 02:04:21 -04:00
|
|
|
std r9,PACA_EXSLB+EX_R9(r13) /* save r9 - r12 */
|
2005-11-06 19:06:55 -05:00
|
|
|
mfcr r9
|
|
|
|
#ifdef __DISABLED__
|
|
|
|
/* Keep that around for when we re-implement dynamic VSIDs */
|
|
|
|
cmpdi r3,0
|
|
|
|
bge slb_miss_user_pseries
|
|
|
|
#endif /* __DISABLED__ */
|
2005-09-26 02:04:21 -04:00
|
|
|
std r10,PACA_EXSLB+EX_R10(r13)
|
|
|
|
std r11,PACA_EXSLB+EX_R11(r13)
|
|
|
|
std r12,PACA_EXSLB+EX_R12(r13)
|
2005-11-06 19:06:55 -05:00
|
|
|
mfspr r10,SPRN_SPRG1
|
|
|
|
std r10,PACA_EXSLB+EX_R13(r13)
|
2005-10-10 00:01:07 -04:00
|
|
|
mfspr r12,SPRN_SRR1 /* and SRR1 */
|
2005-11-06 19:06:55 -05:00
|
|
|
b .slb_miss_realmode /* Rel. branch works in real mode */
|
2005-09-26 02:04:21 -04:00
|
|
|
|
[POWERPC] Lazy interrupt disabling for 64-bit machines
This implements a lazy strategy for disabling interrupts. This means
that local_irq_disable() et al. just clear the 'interrupts are
enabled' flag in the paca. If an interrupt comes along, the interrupt
entry code notices that interrupts are supposed to be disabled, and
clears the EE bit in SRR1, clears the 'interrupts are hard-enabled'
flag in the paca, and returns. This means that interrupts only
actually get disabled in the processor when an interrupt comes along.
When interrupts are enabled by local_irq_enable() et al., the code
sets the interrupts-enabled flag in the paca, and then checks whether
interrupts got hard-disabled. If so, it also sets the EE bit in the
MSR to hard-enable the interrupts.
This has the potential to improve performance, and also makes it
easier to make a kernel that can boot on iSeries and on other 64-bit
machines, since this lazy-disable strategy is very similar to the
soft-disable strategy that iSeries already uses.
This version renames paca->proc_enabled to paca->soft_enabled, and
changes a couple of soft-disables in the kexec code to hard-disables,
which should fix the crash that Michael Ellerman saw. This doesn't
yet use a reserved CR field for the soft_enabled and hard_enabled
flags. This applies on top of Stephen Rothwell's patches to make it
possible to build a combined iSeries/other kernel.
Signed-off-by: Paul Mackerras <paulus@samba.org>
2006-10-04 02:47:49 -04:00
|
|
|
MASKABLE_EXCEPTION_PSERIES(0x500, hardware_interrupt)
|
2005-09-26 02:04:21 -04:00
|
|
|
STD_EXCEPTION_PSERIES(0x600, alignment)
|
|
|
|
STD_EXCEPTION_PSERIES(0x700, program_check)
|
|
|
|
STD_EXCEPTION_PSERIES(0x800, fp_unavailable)
|
[POWERPC] Lazy interrupt disabling for 64-bit machines
This implements a lazy strategy for disabling interrupts. This means
that local_irq_disable() et al. just clear the 'interrupts are
enabled' flag in the paca. If an interrupt comes along, the interrupt
entry code notices that interrupts are supposed to be disabled, and
clears the EE bit in SRR1, clears the 'interrupts are hard-enabled'
flag in the paca, and returns. This means that interrupts only
actually get disabled in the processor when an interrupt comes along.
When interrupts are enabled by local_irq_enable() et al., the code
sets the interrupts-enabled flag in the paca, and then checks whether
interrupts got hard-disabled. If so, it also sets the EE bit in the
MSR to hard-enable the interrupts.
This has the potential to improve performance, and also makes it
easier to make a kernel that can boot on iSeries and on other 64-bit
machines, since this lazy-disable strategy is very similar to the
soft-disable strategy that iSeries already uses.
This version renames paca->proc_enabled to paca->soft_enabled, and
changes a couple of soft-disables in the kexec code to hard-disables,
which should fix the crash that Michael Ellerman saw. This doesn't
yet use a reserved CR field for the soft_enabled and hard_enabled
flags. This applies on top of Stephen Rothwell's patches to make it
possible to build a combined iSeries/other kernel.
Signed-off-by: Paul Mackerras <paulus@samba.org>
2006-10-04 02:47:49 -04:00
|
|
|
MASKABLE_EXCEPTION_PSERIES(0x900, decrementer)
|
2005-09-26 02:04:21 -04:00
|
|
|
STD_EXCEPTION_PSERIES(0xa00, trap_0a)
|
|
|
|
STD_EXCEPTION_PSERIES(0xb00, trap_0b)
|
|
|
|
|
|
|
|
. = 0xc00
|
|
|
|
.globl system_call_pSeries
|
|
|
|
system_call_pSeries:
|
|
|
|
HMT_MEDIUM
|
|
|
|
mr r9,r13
|
|
|
|
mfmsr r10
|
2005-10-10 00:01:07 -04:00
|
|
|
mfspr r13,SPRN_SPRG3
|
|
|
|
mfspr r11,SPRN_SRR0
|
2005-09-26 02:04:21 -04:00
|
|
|
clrrdi r12,r13,32
|
|
|
|
oris r12,r12,system_call_common@h
|
|
|
|
ori r12,r12,system_call_common@l
|
2005-10-10 00:01:07 -04:00
|
|
|
mtspr SPRN_SRR0,r12
|
2005-09-26 02:04:21 -04:00
|
|
|
ori r10,r10,MSR_IR|MSR_DR|MSR_RI
|
2005-10-10 00:01:07 -04:00
|
|
|
mfspr r12,SPRN_SRR1
|
|
|
|
mtspr SPRN_SRR1,r10
|
2005-09-26 02:04:21 -04:00
|
|
|
rfid
|
|
|
|
b . /* prevent speculative execution */
|
|
|
|
|
|
|
|
STD_EXCEPTION_PSERIES(0xd00, single_step)
|
|
|
|
STD_EXCEPTION_PSERIES(0xe00, trap_0e)
|
|
|
|
|
|
|
|
/* We need to deal with the Altivec unavailable exception
|
|
|
|
* here which is at 0xf20, thus in the middle of the
|
|
|
|
* prolog code of the PerformanceMonitor one. A little
|
|
|
|
* trickery is thus necessary
|
|
|
|
*/
|
|
|
|
. = 0xf00
|
|
|
|
b performance_monitor_pSeries
|
|
|
|
|
|
|
|
STD_EXCEPTION_PSERIES(0xf20, altivec_unavailable)
|
|
|
|
|
2006-06-19 14:33:16 -04:00
|
|
|
#ifdef CONFIG_CBE_RAS
|
|
|
|
HSTD_EXCEPTION_PSERIES(0x1200, cbe_system_error)
|
|
|
|
#endif /* CONFIG_CBE_RAS */
|
2005-09-26 02:04:21 -04:00
|
|
|
STD_EXCEPTION_PSERIES(0x1300, instruction_breakpoint)
|
2006-06-19 14:33:16 -04:00
|
|
|
#ifdef CONFIG_CBE_RAS
|
|
|
|
HSTD_EXCEPTION_PSERIES(0x1600, cbe_maintenance)
|
|
|
|
#endif /* CONFIG_CBE_RAS */
|
2005-09-26 02:04:21 -04:00
|
|
|
STD_EXCEPTION_PSERIES(0x1700, altivec_assist)
|
2006-06-19 14:33:16 -04:00
|
|
|
#ifdef CONFIG_CBE_RAS
|
|
|
|
HSTD_EXCEPTION_PSERIES(0x1800, cbe_thermal)
|
|
|
|
#endif /* CONFIG_CBE_RAS */
|
2005-09-26 02:04:21 -04:00
|
|
|
|
|
|
|
. = 0x3000
|
|
|
|
|
|
|
|
/*** pSeries interrupt support ***/
|
|
|
|
|
|
|
|
/* moved from 0xf00 */
|
[POWERPC] Fix performance monitor exception
To the issue: some point during 2.6.20 development, Paul Mackerras
introduced the "lazy IRQ disabling" patch (very cool work, BTW).
In that patch, the performance monitor unit exception was marked as
"maskable", in the sense that if interrupts were soft-disabled, that
exception could be ignored. This broke my PowerPC profiling code.
The symptom that I see is that a varying number of interrupts
(from 0 to $n$, typically closer to 0) get delivered, when, in
reality, it should always be very close to $n$.
The issue stems from the way masking is being done. Masking in
this fashion seems to work well with the decrementer and external
interrupts, because they are raised again until "really" handled.
For the PMU, however, this does not apply (at least on my Xserver
machine with a 970FX processor). If the PMU exception is not handled,
it will _not_ be re-raised (at least on my machine). The documentation
states that the PMXE bit in MMCR0 is set to 0 when the PMU exception
is raised. However, software must re-set the bit to re-enable PMU
exceptions. If the exception is ignored (as currently) not only is
that interrupt lost, but because software does not re-set PMXE, the
PMU registers are "frozen" forever.
[This patch means that performance monitor exceptions are taken and
handled even if irqs are off, as long as some other interrupt hasn't
come along and caused interrupts to be hard-disabled. In this sense
the PMU exception becomes like an NMI. The oprofile code for most
powerpc processors does nothing that is unsafe in an NMI context, but
the Cell oprofile code does a spin_lock_irqsave. However, that turns
out to be OK because Cell doesn't actually use the performance
monitor exception; performance monitor interrupts come in as a
regular interrupt on Cell, so will be disabled when irqs are off.
-- paulus.]
Signed-off-by: Paul Mackerras <paulus@samba.org>
2007-02-06 20:51:36 -05:00
|
|
|
STD_EXCEPTION_PSERIES(., performance_monitor)
|
[POWERPC] Lazy interrupt disabling for 64-bit machines
This implements a lazy strategy for disabling interrupts. This means
that local_irq_disable() et al. just clear the 'interrupts are
enabled' flag in the paca. If an interrupt comes along, the interrupt
entry code notices that interrupts are supposed to be disabled, and
clears the EE bit in SRR1, clears the 'interrupts are hard-enabled'
flag in the paca, and returns. This means that interrupts only
actually get disabled in the processor when an interrupt comes along.
When interrupts are enabled by local_irq_enable() et al., the code
sets the interrupts-enabled flag in the paca, and then checks whether
interrupts got hard-disabled. If so, it also sets the EE bit in the
MSR to hard-enable the interrupts.
This has the potential to improve performance, and also makes it
easier to make a kernel that can boot on iSeries and on other 64-bit
machines, since this lazy-disable strategy is very similar to the
soft-disable strategy that iSeries already uses.
This version renames paca->proc_enabled to paca->soft_enabled, and
changes a couple of soft-disables in the kexec code to hard-disables,
which should fix the crash that Michael Ellerman saw. This doesn't
yet use a reserved CR field for the soft_enabled and hard_enabled
flags. This applies on top of Stephen Rothwell's patches to make it
possible to build a combined iSeries/other kernel.
Signed-off-by: Paul Mackerras <paulus@samba.org>
2006-10-04 02:47:49 -04:00
|
|
|
|
|
|
|
/*
|
|
|
|
* An interrupt came in while soft-disabled; clear EE in SRR1,
|
|
|
|
* clear paca->hard_enabled and return.
|
|
|
|
*/
|
|
|
|
masked_interrupt:
|
|
|
|
stb r10,PACAHARDIRQEN(r13)
|
|
|
|
mtcrf 0x80,r9
|
|
|
|
ld r9,PACA_EXGEN+EX_R9(r13)
|
|
|
|
mfspr r10,SPRN_SRR1
|
|
|
|
rldicl r10,r10,48,1 /* clear MSR_EE */
|
|
|
|
rotldi r10,r10,16
|
|
|
|
mtspr SPRN_SRR1,r10
|
|
|
|
ld r10,PACA_EXGEN+EX_R10(r13)
|
|
|
|
mfspr r13,SPRN_SPRG1
|
|
|
|
rfid
|
|
|
|
b .
|
2005-09-26 02:04:21 -04:00
|
|
|
|
|
|
|
.align 7
|
2006-11-01 17:44:37 -05:00
|
|
|
do_stab_bolted_pSeries:
|
2005-09-26 02:04:21 -04:00
|
|
|
mtcrf 0x80,r12
|
2005-10-10 00:01:07 -04:00
|
|
|
mfspr r12,SPRN_SPRG2
|
2005-09-26 02:04:21 -04:00
|
|
|
EXCEPTION_PROLOG_PSERIES(PACA_EXSLB, .do_stab_bolted)
|
|
|
|
|
2005-11-06 19:06:55 -05:00
|
|
|
/*
|
|
|
|
* We have some room here we use that to put
|
|
|
|
* the peries slb miss user trampoline code so it's reasonably
|
|
|
|
* away from slb_miss_user_common to avoid problems with rfid
|
|
|
|
*
|
|
|
|
* This is used for when the SLB miss handler has to go virtual,
|
|
|
|
* which doesn't happen for now anymore but will once we re-implement
|
|
|
|
* dynamic VSIDs for shared page tables
|
|
|
|
*/
|
|
|
|
#ifdef __DISABLED__
|
|
|
|
slb_miss_user_pseries:
|
|
|
|
std r10,PACA_EXGEN+EX_R10(r13)
|
|
|
|
std r11,PACA_EXGEN+EX_R11(r13)
|
|
|
|
std r12,PACA_EXGEN+EX_R12(r13)
|
|
|
|
mfspr r10,SPRG1
|
|
|
|
ld r11,PACA_EXSLB+EX_R9(r13)
|
|
|
|
ld r12,PACA_EXSLB+EX_R3(r13)
|
|
|
|
std r10,PACA_EXGEN+EX_R13(r13)
|
|
|
|
std r11,PACA_EXGEN+EX_R9(r13)
|
|
|
|
std r12,PACA_EXGEN+EX_R3(r13)
|
|
|
|
clrrdi r12,r13,32
|
|
|
|
mfmsr r10
|
|
|
|
mfspr r11,SRR0 /* save SRR0 */
|
|
|
|
ori r12,r12,slb_miss_user_common@l /* virt addr of handler */
|
|
|
|
ori r10,r10,MSR_IR|MSR_DR|MSR_RI
|
|
|
|
mtspr SRR0,r12
|
|
|
|
mfspr r12,SRR1 /* and SRR1 */
|
|
|
|
mtspr SRR1,r10
|
|
|
|
rfid
|
|
|
|
b . /* prevent spec. execution */
|
|
|
|
#endif /* __DISABLED__ */
|
|
|
|
|
2007-09-18 03:25:12 -04:00
|
|
|
#ifdef CONFIG_PPC_PSERIES
|
2005-09-26 02:04:21 -04:00
|
|
|
/*
|
|
|
|
* Vectors for the FWNMI option. Share common code.
|
|
|
|
*/
|
2005-10-10 00:01:07 -04:00
|
|
|
.globl system_reset_fwnmi
|
2005-12-04 02:39:33 -05:00
|
|
|
.align 7
|
2005-09-26 02:04:21 -04:00
|
|
|
system_reset_fwnmi:
|
2005-10-10 00:01:07 -04:00
|
|
|
HMT_MEDIUM
|
|
|
|
mtspr SPRN_SPRG1,r13 /* save r13 */
|
2006-07-19 04:34:05 -04:00
|
|
|
EXCEPTION_PROLOG_PSERIES_FORCE_64BIT(PACA_EXGEN, system_reset_common)
|
2005-09-26 02:04:21 -04:00
|
|
|
|
2005-10-10 00:01:07 -04:00
|
|
|
.globl machine_check_fwnmi
|
2005-12-04 02:39:33 -05:00
|
|
|
.align 7
|
2005-09-26 02:04:21 -04:00
|
|
|
machine_check_fwnmi:
|
2005-10-10 00:01:07 -04:00
|
|
|
HMT_MEDIUM
|
|
|
|
mtspr SPRN_SPRG1,r13 /* save r13 */
|
2006-07-19 04:34:05 -04:00
|
|
|
EXCEPTION_PROLOG_PSERIES_FORCE_64BIT(PACA_EXMC, machine_check_common)
|
2005-09-26 02:04:21 -04:00
|
|
|
|
2007-09-18 03:25:12 -04:00
|
|
|
#endif /* CONFIG_PPC_PSERIES */
|
|
|
|
|
2005-09-26 02:04:21 -04:00
|
|
|
/*** Common interrupt handlers ***/
|
|
|
|
|
|
|
|
STD_EXCEPTION_COMMON(0x100, system_reset, .system_reset_exception)
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Machine check is different because we use a different
|
|
|
|
* save area: PACA_EXMC instead of PACA_EXGEN.
|
|
|
|
*/
|
|
|
|
.align 7
|
|
|
|
.globl machine_check_common
|
|
|
|
machine_check_common:
|
|
|
|
EXCEPTION_PROLOG_COMMON(0x200, PACA_EXMC)
|
2006-04-18 07:49:11 -04:00
|
|
|
FINISH_NAP
|
2005-09-26 02:04:21 -04:00
|
|
|
DISABLE_INTS
|
|
|
|
bl .save_nvgprs
|
|
|
|
addi r3,r1,STACK_FRAME_OVERHEAD
|
|
|
|
bl .machine_check_exception
|
|
|
|
b .ret_from_except
|
|
|
|
|
|
|
|
STD_EXCEPTION_COMMON_LITE(0x900, decrementer, .timer_interrupt)
|
|
|
|
STD_EXCEPTION_COMMON(0xa00, trap_0a, .unknown_exception)
|
|
|
|
STD_EXCEPTION_COMMON(0xb00, trap_0b, .unknown_exception)
|
|
|
|
STD_EXCEPTION_COMMON(0xd00, single_step, .single_step_exception)
|
|
|
|
STD_EXCEPTION_COMMON(0xe00, trap_0e, .unknown_exception)
|
2006-04-18 07:49:11 -04:00
|
|
|
STD_EXCEPTION_COMMON_IDLE(0xf00, performance_monitor, .performance_monitor_exception)
|
2005-09-26 02:04:21 -04:00
|
|
|
STD_EXCEPTION_COMMON(0x1300, instruction_breakpoint, .instruction_breakpoint_exception)
|
|
|
|
#ifdef CONFIG_ALTIVEC
|
|
|
|
STD_EXCEPTION_COMMON(0x1700, altivec_assist, .altivec_assist_exception)
|
|
|
|
#else
|
|
|
|
STD_EXCEPTION_COMMON(0x1700, altivec_assist, .unknown_exception)
|
|
|
|
#endif
|
2006-06-19 14:33:16 -04:00
|
|
|
#ifdef CONFIG_CBE_RAS
|
|
|
|
STD_EXCEPTION_COMMON(0x1200, cbe_system_error, .cbe_system_error_exception)
|
|
|
|
STD_EXCEPTION_COMMON(0x1600, cbe_maintenance, .cbe_maintenance_exception)
|
|
|
|
STD_EXCEPTION_COMMON(0x1800, cbe_thermal, .cbe_thermal_exception)
|
|
|
|
#endif /* CONFIG_CBE_RAS */
|
2005-09-26 02:04:21 -04:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Here we have detected that the kernel stack pointer is bad.
|
|
|
|
* R9 contains the saved CR, r13 points to the paca,
|
|
|
|
* r10 contains the (bad) kernel stack pointer,
|
|
|
|
* r11 and r12 contain the saved SRR0 and SRR1.
|
|
|
|
* We switch to using an emergency stack, save the registers there,
|
|
|
|
* and call kernel_bad_stack(), which panics.
|
|
|
|
*/
|
|
|
|
bad_stack:
|
|
|
|
ld r1,PACAEMERGSP(r13)
|
|
|
|
subi r1,r1,64+INT_FRAME_SIZE
|
|
|
|
std r9,_CCR(r1)
|
|
|
|
std r10,GPR1(r1)
|
|
|
|
std r11,_NIP(r1)
|
|
|
|
std r12,_MSR(r1)
|
2005-10-10 00:01:07 -04:00
|
|
|
mfspr r11,SPRN_DAR
|
|
|
|
mfspr r12,SPRN_DSISR
|
2005-09-26 02:04:21 -04:00
|
|
|
std r11,_DAR(r1)
|
|
|
|
std r12,_DSISR(r1)
|
|
|
|
mflr r10
|
|
|
|
mfctr r11
|
|
|
|
mfxer r12
|
|
|
|
std r10,_LINK(r1)
|
|
|
|
std r11,_CTR(r1)
|
|
|
|
std r12,_XER(r1)
|
|
|
|
SAVE_GPR(0,r1)
|
|
|
|
SAVE_GPR(2,r1)
|
|
|
|
SAVE_4GPRS(3,r1)
|
|
|
|
SAVE_2GPRS(7,r1)
|
|
|
|
SAVE_10GPRS(12,r1)
|
|
|
|
SAVE_10GPRS(22,r1)
|
2007-04-23 11:11:55 -04:00
|
|
|
lhz r12,PACA_TRAP_SAVE(r13)
|
|
|
|
std r12,_TRAP(r1)
|
2005-09-26 02:04:21 -04:00
|
|
|
addi r11,r1,INT_FRAME_SIZE
|
|
|
|
std r11,0(r1)
|
|
|
|
li r12,0
|
|
|
|
std r12,0(r11)
|
|
|
|
ld r2,PACATOC(r13)
|
|
|
|
1: addi r3,r1,STACK_FRAME_OVERHEAD
|
|
|
|
bl .kernel_bad_stack
|
|
|
|
b 1b
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Return from an exception with minimal checks.
|
|
|
|
* The caller is assumed to have done EXCEPTION_PROLOG_COMMON.
|
|
|
|
* If interrupts have been enabled, or anything has been
|
|
|
|
* done that might have changed the scheduling status of
|
|
|
|
* any task or sent any task a signal, you should use
|
|
|
|
* ret_from_except or ret_from_except_lite instead of this.
|
|
|
|
*/
|
2006-10-17 20:11:22 -04:00
|
|
|
fast_exc_return_irq: /* restores irq state too */
|
|
|
|
ld r3,SOFTE(r1)
|
|
|
|
ld r12,_MSR(r1)
|
|
|
|
stb r3,PACASOFTIRQEN(r13) /* restore paca->soft_enabled */
|
|
|
|
rldicl r4,r12,49,63 /* get MSR_EE to LSB */
|
|
|
|
stb r4,PACAHARDIRQEN(r13) /* restore paca->hard_enabled */
|
|
|
|
b 1f
|
|
|
|
|
2005-10-10 08:50:37 -04:00
|
|
|
.globl fast_exception_return
|
2005-09-26 02:04:21 -04:00
|
|
|
fast_exception_return:
|
|
|
|
ld r12,_MSR(r1)
|
2006-10-17 20:11:22 -04:00
|
|
|
1: ld r11,_NIP(r1)
|
2005-09-26 02:04:21 -04:00
|
|
|
andi. r3,r12,MSR_RI /* check if RI is set */
|
|
|
|
beq- unrecov_fer
|
powerpc: Implement accurate task and CPU time accounting
This implements accurate task and cpu time accounting for 64-bit
powerpc kernels. Instead of accounting a whole jiffy of time to a
task on a timer interrupt because that task happened to be running at
the time, we now account time in units of timebase ticks according to
the actual time spent by the task in user mode and kernel mode. We
also count the time spent processing hardware and software interrupts
accurately. This is conditional on CONFIG_VIRT_CPU_ACCOUNTING. If
that is not set, we do tick-based approximate accounting as before.
To get this accurate information, we read either the PURR (processor
utilization of resources register) on POWER5 machines, or the timebase
on other machines on
* each entry to the kernel from usermode
* each exit to usermode
* transitions between process context, hard irq context and soft irq
context in kernel mode
* context switches.
On POWER5 systems with shared-processor logical partitioning we also
read both the PURR and the timebase at each timer interrupt and
context switch in order to determine how much time has been taken by
the hypervisor to run other partitions ("steal" time). Unfortunately,
since we need values of the PURR on both threads at the same time to
accurately calculate the steal time, and since we can only calculate
steal time on a per-core basis, the apportioning of the steal time
between idle time (time which we ceded to the hypervisor in the idle
loop) and actual stolen time is somewhat approximate at the moment.
This is all based quite heavily on what s390 does, and it uses the
generic interfaces that were added by the s390 developers,
i.e. account_system_time(), account_user_time(), etc.
This patch doesn't add any new interfaces between the kernel and
userspace, and doesn't change the units in which time is reported to
userspace by things such as /proc/stat, /proc/<pid>/stat, getrusage(),
times(), etc. Internally the various task and cpu times are stored in
timebase units, but they are converted to USER_HZ units (1/100th of a
second) when reported to userspace. Some precision is therefore lost
but there should not be any accumulating error, since the internal
accumulation is at full precision.
Signed-off-by: Paul Mackerras <paulus@samba.org>
2006-02-23 18:06:59 -05:00
|
|
|
|
|
|
|
#ifdef CONFIG_VIRT_CPU_ACCOUNTING
|
|
|
|
andi. r3,r12,MSR_PR
|
|
|
|
beq 2f
|
|
|
|
ACCOUNT_CPU_USER_EXIT(r3, r4)
|
|
|
|
2:
|
|
|
|
#endif
|
|
|
|
|
2005-09-26 02:04:21 -04:00
|
|
|
ld r3,_CCR(r1)
|
|
|
|
ld r4,_LINK(r1)
|
|
|
|
ld r5,_CTR(r1)
|
|
|
|
ld r6,_XER(r1)
|
|
|
|
mtcr r3
|
|
|
|
mtlr r4
|
|
|
|
mtctr r5
|
|
|
|
mtxer r6
|
|
|
|
REST_GPR(0, r1)
|
|
|
|
REST_8GPRS(2, r1)
|
|
|
|
|
|
|
|
mfmsr r10
|
[POWERPC] Lazy interrupt disabling for 64-bit machines
This implements a lazy strategy for disabling interrupts. This means
that local_irq_disable() et al. just clear the 'interrupts are
enabled' flag in the paca. If an interrupt comes along, the interrupt
entry code notices that interrupts are supposed to be disabled, and
clears the EE bit in SRR1, clears the 'interrupts are hard-enabled'
flag in the paca, and returns. This means that interrupts only
actually get disabled in the processor when an interrupt comes along.
When interrupts are enabled by local_irq_enable() et al., the code
sets the interrupts-enabled flag in the paca, and then checks whether
interrupts got hard-disabled. If so, it also sets the EE bit in the
MSR to hard-enable the interrupts.
This has the potential to improve performance, and also makes it
easier to make a kernel that can boot on iSeries and on other 64-bit
machines, since this lazy-disable strategy is very similar to the
soft-disable strategy that iSeries already uses.
This version renames paca->proc_enabled to paca->soft_enabled, and
changes a couple of soft-disables in the kexec code to hard-disables,
which should fix the crash that Michael Ellerman saw. This doesn't
yet use a reserved CR field for the soft_enabled and hard_enabled
flags. This applies on top of Stephen Rothwell's patches to make it
possible to build a combined iSeries/other kernel.
Signed-off-by: Paul Mackerras <paulus@samba.org>
2006-10-04 02:47:49 -04:00
|
|
|
rldicl r10,r10,48,1 /* clear EE */
|
|
|
|
rldicr r10,r10,16,61 /* clear RI (LE is 0 already) */
|
2005-09-26 02:04:21 -04:00
|
|
|
mtmsrd r10,1
|
|
|
|
|
2005-10-10 00:01:07 -04:00
|
|
|
mtspr SPRN_SRR1,r12
|
|
|
|
mtspr SPRN_SRR0,r11
|
2005-09-26 02:04:21 -04:00
|
|
|
REST_4GPRS(10, r1)
|
|
|
|
ld r1,GPR1(r1)
|
|
|
|
rfid
|
|
|
|
b . /* prevent speculative execution */
|
|
|
|
|
|
|
|
unrecov_fer:
|
|
|
|
bl .save_nvgprs
|
|
|
|
1: addi r3,r1,STACK_FRAME_OVERHEAD
|
|
|
|
bl .unrecoverable_exception
|
|
|
|
b 1b
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Here r13 points to the paca, r9 contains the saved CR,
|
|
|
|
* SRR0 and SRR1 are saved in r11 and r12,
|
|
|
|
* r9 - r13 are saved in paca->exgen.
|
|
|
|
*/
|
|
|
|
.align 7
|
|
|
|
.globl data_access_common
|
|
|
|
data_access_common:
|
2005-10-10 00:01:07 -04:00
|
|
|
mfspr r10,SPRN_DAR
|
2005-09-26 02:04:21 -04:00
|
|
|
std r10,PACA_EXGEN+EX_DAR(r13)
|
2005-10-10 00:01:07 -04:00
|
|
|
mfspr r10,SPRN_DSISR
|
2005-09-26 02:04:21 -04:00
|
|
|
stw r10,PACA_EXGEN+EX_DSISR(r13)
|
|
|
|
EXCEPTION_PROLOG_COMMON(0x300, PACA_EXGEN)
|
|
|
|
ld r3,PACA_EXGEN+EX_DAR(r13)
|
|
|
|
lwz r4,PACA_EXGEN+EX_DSISR(r13)
|
|
|
|
li r5,0x300
|
|
|
|
b .do_hash_page /* Try to handle as hpte fault */
|
|
|
|
|
|
|
|
.align 7
|
|
|
|
.globl instruction_access_common
|
|
|
|
instruction_access_common:
|
|
|
|
EXCEPTION_PROLOG_COMMON(0x400, PACA_EXGEN)
|
|
|
|
ld r3,_NIP(r1)
|
|
|
|
andis. r4,r12,0x5820
|
|
|
|
li r5,0x400
|
|
|
|
b .do_hash_page /* Try to handle as hpte fault */
|
|
|
|
|
2005-11-06 19:06:55 -05:00
|
|
|
/*
|
|
|
|
* Here is the common SLB miss user that is used when going to virtual
|
|
|
|
* mode for SLB misses, that is currently not used
|
|
|
|
*/
|
|
|
|
#ifdef __DISABLED__
|
|
|
|
.align 7
|
|
|
|
.globl slb_miss_user_common
|
|
|
|
slb_miss_user_common:
|
|
|
|
mflr r10
|
|
|
|
std r3,PACA_EXGEN+EX_DAR(r13)
|
|
|
|
stw r9,PACA_EXGEN+EX_CCR(r13)
|
|
|
|
std r10,PACA_EXGEN+EX_LR(r13)
|
|
|
|
std r11,PACA_EXGEN+EX_SRR0(r13)
|
|
|
|
bl .slb_allocate_user
|
|
|
|
|
|
|
|
ld r10,PACA_EXGEN+EX_LR(r13)
|
|
|
|
ld r3,PACA_EXGEN+EX_R3(r13)
|
|
|
|
lwz r9,PACA_EXGEN+EX_CCR(r13)
|
|
|
|
ld r11,PACA_EXGEN+EX_SRR0(r13)
|
|
|
|
mtlr r10
|
|
|
|
beq- slb_miss_fault
|
|
|
|
|
|
|
|
andi. r10,r12,MSR_RI /* check for unrecoverable exception */
|
|
|
|
beq- unrecov_user_slb
|
|
|
|
mfmsr r10
|
|
|
|
|
|
|
|
.machine push
|
|
|
|
.machine "power4"
|
|
|
|
mtcrf 0x80,r9
|
|
|
|
.machine pop
|
|
|
|
|
|
|
|
clrrdi r10,r10,2 /* clear RI before setting SRR0/1 */
|
|
|
|
mtmsrd r10,1
|
|
|
|
|
|
|
|
mtspr SRR0,r11
|
|
|
|
mtspr SRR1,r12
|
|
|
|
|
|
|
|
ld r9,PACA_EXGEN+EX_R9(r13)
|
|
|
|
ld r10,PACA_EXGEN+EX_R10(r13)
|
|
|
|
ld r11,PACA_EXGEN+EX_R11(r13)
|
|
|
|
ld r12,PACA_EXGEN+EX_R12(r13)
|
|
|
|
ld r13,PACA_EXGEN+EX_R13(r13)
|
|
|
|
rfid
|
|
|
|
b .
|
|
|
|
|
|
|
|
slb_miss_fault:
|
|
|
|
EXCEPTION_PROLOG_COMMON(0x380, PACA_EXGEN)
|
|
|
|
ld r4,PACA_EXGEN+EX_DAR(r13)
|
|
|
|
li r5,0
|
|
|
|
std r4,_DAR(r1)
|
|
|
|
std r5,_DSISR(r1)
|
2006-11-01 17:44:37 -05:00
|
|
|
b handle_page_fault
|
2005-11-06 19:06:55 -05:00
|
|
|
|
|
|
|
unrecov_user_slb:
|
|
|
|
EXCEPTION_PROLOG_COMMON(0x4200, PACA_EXGEN)
|
|
|
|
DISABLE_INTS
|
|
|
|
bl .save_nvgprs
|
|
|
|
1: addi r3,r1,STACK_FRAME_OVERHEAD
|
|
|
|
bl .unrecoverable_exception
|
|
|
|
b 1b
|
|
|
|
|
|
|
|
#endif /* __DISABLED__ */
|
|
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
* r13 points to the PACA, r9 contains the saved CR,
|
|
|
|
* r12 contain the saved SRR1, SRR0 is still ready for return
|
|
|
|
* r3 has the faulting address
|
|
|
|
* r9 - r13 are saved in paca->exslb.
|
|
|
|
* r3 is saved in paca->slb_r3
|
|
|
|
* We assume we aren't going to take any exceptions during this procedure.
|
|
|
|
*/
|
|
|
|
_GLOBAL(slb_miss_realmode)
|
|
|
|
mflr r10
|
|
|
|
|
|
|
|
stw r9,PACA_EXSLB+EX_CCR(r13) /* save CR in exc. frame */
|
|
|
|
std r10,PACA_EXSLB+EX_LR(r13) /* save LR */
|
|
|
|
|
|
|
|
bl .slb_allocate_realmode
|
|
|
|
|
|
|
|
/* All done -- return from exception. */
|
|
|
|
|
|
|
|
ld r10,PACA_EXSLB+EX_LR(r13)
|
|
|
|
ld r3,PACA_EXSLB+EX_R3(r13)
|
|
|
|
lwz r9,PACA_EXSLB+EX_CCR(r13) /* get saved CR */
|
|
|
|
#ifdef CONFIG_PPC_ISERIES
|
2006-09-25 04:19:00 -04:00
|
|
|
BEGIN_FW_FTR_SECTION
|
2006-01-12 18:26:42 -05:00
|
|
|
ld r11,PACALPPACAPTR(r13)
|
|
|
|
ld r11,LPPACASRR0(r11) /* get SRR0 value */
|
2006-09-25 04:19:00 -04:00
|
|
|
END_FW_FTR_SECTION_IFSET(FW_FEATURE_ISERIES)
|
2005-11-06 19:06:55 -05:00
|
|
|
#endif /* CONFIG_PPC_ISERIES */
|
|
|
|
|
|
|
|
mtlr r10
|
|
|
|
|
|
|
|
andi. r10,r12,MSR_RI /* check for unrecoverable exception */
|
|
|
|
beq- unrecov_slb
|
|
|
|
|
|
|
|
.machine push
|
|
|
|
.machine "power4"
|
|
|
|
mtcrf 0x80,r9
|
|
|
|
mtcrf 0x01,r9 /* slb_allocate uses cr0 and cr7 */
|
|
|
|
.machine pop
|
|
|
|
|
|
|
|
#ifdef CONFIG_PPC_ISERIES
|
2006-09-25 04:19:00 -04:00
|
|
|
BEGIN_FW_FTR_SECTION
|
2005-11-06 19:06:55 -05:00
|
|
|
mtspr SPRN_SRR0,r11
|
|
|
|
mtspr SPRN_SRR1,r12
|
2006-09-25 04:19:00 -04:00
|
|
|
END_FW_FTR_SECTION_IFSET(FW_FEATURE_ISERIES)
|
2005-11-06 19:06:55 -05:00
|
|
|
#endif /* CONFIG_PPC_ISERIES */
|
|
|
|
ld r9,PACA_EXSLB+EX_R9(r13)
|
|
|
|
ld r10,PACA_EXSLB+EX_R10(r13)
|
|
|
|
ld r11,PACA_EXSLB+EX_R11(r13)
|
|
|
|
ld r12,PACA_EXSLB+EX_R12(r13)
|
|
|
|
ld r13,PACA_EXSLB+EX_R13(r13)
|
|
|
|
rfid
|
|
|
|
b . /* prevent speculative execution */
|
|
|
|
|
|
|
|
unrecov_slb:
|
|
|
|
EXCEPTION_PROLOG_COMMON(0x4100, PACA_EXSLB)
|
|
|
|
DISABLE_INTS
|
|
|
|
bl .save_nvgprs
|
|
|
|
1: addi r3,r1,STACK_FRAME_OVERHEAD
|
|
|
|
bl .unrecoverable_exception
|
|
|
|
b 1b
|
|
|
|
|
2005-09-26 02:04:21 -04:00
|
|
|
.align 7
|
|
|
|
.globl hardware_interrupt_common
|
|
|
|
.globl hardware_interrupt_entry
|
|
|
|
hardware_interrupt_common:
|
|
|
|
EXCEPTION_PROLOG_COMMON(0x500, PACA_EXGEN)
|
2006-04-18 07:49:11 -04:00
|
|
|
FINISH_NAP
|
2005-09-26 02:04:21 -04:00
|
|
|
hardware_interrupt_entry:
|
|
|
|
DISABLE_INTS
|
2007-09-04 22:42:30 -04:00
|
|
|
BEGIN_FTR_SECTION
|
2006-02-12 22:48:35 -05:00
|
|
|
bl .ppc64_runlatch_on
|
2007-09-04 22:42:30 -04:00
|
|
|
END_FTR_SECTION_IFSET(CPU_FTR_CTRL)
|
2005-09-26 02:04:21 -04:00
|
|
|
addi r3,r1,STACK_FRAME_OVERHEAD
|
|
|
|
bl .do_IRQ
|
|
|
|
b .ret_from_except_lite
|
|
|
|
|
2006-04-18 07:49:11 -04:00
|
|
|
#ifdef CONFIG_PPC_970_NAP
|
|
|
|
power4_fixup_nap:
|
|
|
|
andc r9,r9,r10
|
|
|
|
std r9,TI_LOCAL_FLAGS(r11)
|
|
|
|
ld r10,_LINK(r1) /* make idle task do the */
|
|
|
|
std r10,_NIP(r1) /* equivalent of a blr */
|
|
|
|
blr
|
|
|
|
#endif
|
|
|
|
|
2005-09-26 02:04:21 -04:00
|
|
|
.align 7
|
|
|
|
.globl alignment_common
|
|
|
|
alignment_common:
|
2005-10-10 00:01:07 -04:00
|
|
|
mfspr r10,SPRN_DAR
|
2005-09-26 02:04:21 -04:00
|
|
|
std r10,PACA_EXGEN+EX_DAR(r13)
|
2005-10-10 00:01:07 -04:00
|
|
|
mfspr r10,SPRN_DSISR
|
2005-09-26 02:04:21 -04:00
|
|
|
stw r10,PACA_EXGEN+EX_DSISR(r13)
|
|
|
|
EXCEPTION_PROLOG_COMMON(0x600, PACA_EXGEN)
|
|
|
|
ld r3,PACA_EXGEN+EX_DAR(r13)
|
|
|
|
lwz r4,PACA_EXGEN+EX_DSISR(r13)
|
|
|
|
std r3,_DAR(r1)
|
|
|
|
std r4,_DSISR(r1)
|
|
|
|
bl .save_nvgprs
|
|
|
|
addi r3,r1,STACK_FRAME_OVERHEAD
|
|
|
|
ENABLE_INTS
|
|
|
|
bl .alignment_exception
|
|
|
|
b .ret_from_except
|
|
|
|
|
|
|
|
.align 7
|
|
|
|
.globl program_check_common
|
|
|
|
program_check_common:
|
|
|
|
EXCEPTION_PROLOG_COMMON(0x700, PACA_EXGEN)
|
|
|
|
bl .save_nvgprs
|
|
|
|
addi r3,r1,STACK_FRAME_OVERHEAD
|
|
|
|
ENABLE_INTS
|
|
|
|
bl .program_check_exception
|
|
|
|
b .ret_from_except
|
|
|
|
|
|
|
|
.align 7
|
|
|
|
.globl fp_unavailable_common
|
|
|
|
fp_unavailable_common:
|
|
|
|
EXCEPTION_PROLOG_COMMON(0x800, PACA_EXGEN)
|
2006-11-01 17:44:37 -05:00
|
|
|
bne 1f /* if from user, just load it up */
|
2005-09-26 02:04:21 -04:00
|
|
|
bl .save_nvgprs
|
|
|
|
addi r3,r1,STACK_FRAME_OVERHEAD
|
|
|
|
ENABLE_INTS
|
|
|
|
bl .kernel_fp_unavailable_exception
|
|
|
|
BUG_OPCODE
|
2006-11-01 17:44:37 -05:00
|
|
|
1: b .load_up_fpu
|
2005-09-26 02:04:21 -04:00
|
|
|
|
|
|
|
.align 7
|
|
|
|
.globl altivec_unavailable_common
|
|
|
|
altivec_unavailable_common:
|
|
|
|
EXCEPTION_PROLOG_COMMON(0xf20, PACA_EXGEN)
|
|
|
|
#ifdef CONFIG_ALTIVEC
|
|
|
|
BEGIN_FTR_SECTION
|
|
|
|
bne .load_up_altivec /* if from user, just load it up */
|
|
|
|
END_FTR_SECTION_IFSET(CPU_FTR_ALTIVEC)
|
|
|
|
#endif
|
|
|
|
bl .save_nvgprs
|
|
|
|
addi r3,r1,STACK_FRAME_OVERHEAD
|
|
|
|
ENABLE_INTS
|
|
|
|
bl .altivec_unavailable_exception
|
|
|
|
b .ret_from_except
|
|
|
|
|
|
|
|
#ifdef CONFIG_ALTIVEC
|
|
|
|
/*
|
|
|
|
* load_up_altivec(unused, unused, tsk)
|
|
|
|
* Disable VMX for the task which had it previously,
|
|
|
|
* and save its vector registers in its thread_struct.
|
|
|
|
* Enables the VMX for use in the kernel on return.
|
|
|
|
* On SMP we know the VMX is free, since we give it up every
|
|
|
|
* switch (ie, no lazy save of the vector registers).
|
|
|
|
* On entry: r13 == 'current' && last_task_used_altivec != 'current'
|
|
|
|
*/
|
|
|
|
_STATIC(load_up_altivec)
|
|
|
|
mfmsr r5 /* grab the current MSR */
|
|
|
|
oris r5,r5,MSR_VEC@h
|
|
|
|
mtmsrd r5 /* enable use of VMX now */
|
|
|
|
isync
|
|
|
|
|
|
|
|
/*
|
|
|
|
* For SMP, we don't do lazy VMX switching because it just gets too
|
|
|
|
* horrendously complex, especially when a task switches from one CPU
|
|
|
|
* to another. Instead we call giveup_altvec in switch_to.
|
|
|
|
* VRSAVE isn't dealt with here, that is done in the normal context
|
|
|
|
* switch code. Note that we could rely on vrsave value to eventually
|
|
|
|
* avoid saving all of the VREGs here...
|
|
|
|
*/
|
|
|
|
#ifndef CONFIG_SMP
|
|
|
|
ld r3,last_task_used_altivec@got(r2)
|
|
|
|
ld r4,0(r3)
|
|
|
|
cmpdi 0,r4,0
|
|
|
|
beq 1f
|
|
|
|
/* Save VMX state to last_task_used_altivec's THREAD struct */
|
|
|
|
addi r4,r4,THREAD
|
|
|
|
SAVE_32VRS(0,r5,r4)
|
|
|
|
mfvscr vr0
|
|
|
|
li r10,THREAD_VSCR
|
|
|
|
stvx vr0,r10,r4
|
|
|
|
/* Disable VMX for last_task_used_altivec */
|
|
|
|
ld r5,PT_REGS(r4)
|
|
|
|
ld r4,_MSR-STACK_FRAME_OVERHEAD(r5)
|
|
|
|
lis r6,MSR_VEC@h
|
|
|
|
andc r4,r4,r6
|
|
|
|
std r4,_MSR-STACK_FRAME_OVERHEAD(r5)
|
|
|
|
1:
|
|
|
|
#endif /* CONFIG_SMP */
|
|
|
|
/* Hack: if we get an altivec unavailable trap with VRSAVE
|
|
|
|
* set to all zeros, we assume this is a broken application
|
|
|
|
* that fails to set it properly, and thus we switch it to
|
|
|
|
* all 1's
|
|
|
|
*/
|
|
|
|
mfspr r4,SPRN_VRSAVE
|
|
|
|
cmpdi 0,r4,0
|
|
|
|
bne+ 1f
|
|
|
|
li r4,-1
|
|
|
|
mtspr SPRN_VRSAVE,r4
|
|
|
|
1:
|
|
|
|
/* enable use of VMX after return */
|
|
|
|
ld r4,PACACURRENT(r13)
|
|
|
|
addi r5,r4,THREAD /* Get THREAD */
|
|
|
|
oris r12,r12,MSR_VEC@h
|
|
|
|
std r12,_MSR(r1)
|
|
|
|
li r4,1
|
|
|
|
li r10,THREAD_VSCR
|
|
|
|
stw r4,THREAD_USED_VR(r5)
|
|
|
|
lvx vr0,r10,r5
|
|
|
|
mtvscr vr0
|
|
|
|
REST_32VRS(0,r4,r5)
|
|
|
|
#ifndef CONFIG_SMP
|
|
|
|
/* Update last_task_used_math to 'current' */
|
|
|
|
subi r4,r5,THREAD /* Back to 'current' */
|
|
|
|
std r4,0(r3)
|
|
|
|
#endif /* CONFIG_SMP */
|
|
|
|
/* restore registers and return */
|
|
|
|
b fast_exception_return
|
|
|
|
#endif /* CONFIG_ALTIVEC */
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Hash table stuff
|
|
|
|
*/
|
|
|
|
.align 7
|
|
|
|
_GLOBAL(do_hash_page)
|
|
|
|
std r3,_DAR(r1)
|
|
|
|
std r4,_DSISR(r1)
|
|
|
|
|
|
|
|
andis. r0,r4,0xa450 /* weird error? */
|
2006-11-01 17:44:37 -05:00
|
|
|
bne- handle_page_fault /* if not, try to insert a HPTE */
|
2005-09-26 02:04:21 -04:00
|
|
|
BEGIN_FTR_SECTION
|
|
|
|
andis. r0,r4,0x0020 /* Is it a segment table fault? */
|
2006-11-01 17:44:37 -05:00
|
|
|
bne- do_ste_alloc /* If so handle it */
|
2005-09-26 02:04:21 -04:00
|
|
|
END_FTR_SECTION_IFCLR(CPU_FTR_SLB)
|
|
|
|
|
|
|
|
/*
|
|
|
|
* We need to set the _PAGE_USER bit if MSR_PR is set or if we are
|
|
|
|
* accessing a userspace segment (even from the kernel). We assume
|
|
|
|
* kernel addresses always have the high bit set.
|
|
|
|
*/
|
|
|
|
rlwinm r4,r4,32-25+9,31-9,31-9 /* DSISR_STORE -> _PAGE_RW */
|
|
|
|
rotldi r0,r3,15 /* Move high bit into MSR_PR posn */
|
|
|
|
orc r0,r12,r0 /* MSR_PR | ~high_bit */
|
|
|
|
rlwimi r4,r0,32-13,30,30 /* becomes _PAGE_USER access bit */
|
|
|
|
ori r4,r4,1 /* add _PAGE_PRESENT */
|
|
|
|
rlwimi r4,r5,22+2,31-2,31-2 /* Set _PAGE_EXEC if trap is 0x400 */
|
|
|
|
|
|
|
|
/*
|
|
|
|
* On iSeries, we soft-disable interrupts here, then
|
|
|
|
* hard-enable interrupts so that the hash_page code can spin on
|
|
|
|
* the hash_table_lock without problems on a shared processor.
|
|
|
|
*/
|
|
|
|
DISABLE_INTS
|
|
|
|
|
|
|
|
/*
|
|
|
|
* r3 contains the faulting address
|
|
|
|
* r4 contains the required access permissions
|
|
|
|
* r5 contains the trap number
|
|
|
|
*
|
|
|
|
* at return r3 = 0 for success
|
|
|
|
*/
|
|
|
|
bl .hash_page /* build HPTE if possible */
|
|
|
|
cmpdi r3,0 /* see if hash_page succeeded */
|
|
|
|
|
|
|
|
#ifdef DO_SOFT_DISABLE
|
2006-09-25 04:19:00 -04:00
|
|
|
BEGIN_FW_FTR_SECTION
|
2005-09-26 02:04:21 -04:00
|
|
|
/*
|
|
|
|
* If we had interrupts soft-enabled at the point where the
|
|
|
|
* DSI/ISI occurred, and an interrupt came in during hash_page,
|
|
|
|
* handle it now.
|
|
|
|
* We jump to ret_from_except_lite rather than fast_exception_return
|
|
|
|
* because ret_from_except_lite will check for and handle pending
|
|
|
|
* interrupts if necessary.
|
|
|
|
*/
|
2006-11-01 17:44:37 -05:00
|
|
|
beq 13f
|
2006-10-17 20:11:22 -04:00
|
|
|
END_FW_FTR_SECTION_IFSET(FW_FEATURE_ISERIES)
|
|
|
|
#endif
|
|
|
|
BEGIN_FW_FTR_SECTION
|
|
|
|
/*
|
|
|
|
* Here we have interrupts hard-disabled, so it is sufficient
|
|
|
|
* to restore paca->{soft,hard}_enable and get out.
|
|
|
|
*/
|
|
|
|
beq fast_exc_return_irq /* Return from exception on success */
|
|
|
|
END_FW_FTR_SECTION_IFCLR(FW_FEATURE_ISERIES)
|
|
|
|
|
2005-09-26 02:04:21 -04:00
|
|
|
/* For a hash failure, we don't bother re-enabling interrupts */
|
|
|
|
ble- 12f
|
|
|
|
|
|
|
|
/*
|
|
|
|
* hash_page couldn't handle it, set soft interrupt enable back
|
|
|
|
* to what it was before the trap. Note that .local_irq_restore
|
|
|
|
* handles any interrupts pending at this point.
|
|
|
|
*/
|
|
|
|
ld r3,SOFTE(r1)
|
|
|
|
bl .local_irq_restore
|
|
|
|
b 11f
|
|
|
|
|
|
|
|
/* Here we have a page fault that hash_page can't handle. */
|
2006-11-01 17:44:37 -05:00
|
|
|
handle_page_fault:
|
2005-09-26 02:04:21 -04:00
|
|
|
ENABLE_INTS
|
|
|
|
11: ld r4,_DAR(r1)
|
|
|
|
ld r5,_DSISR(r1)
|
|
|
|
addi r3,r1,STACK_FRAME_OVERHEAD
|
|
|
|
bl .do_page_fault
|
|
|
|
cmpdi r3,0
|
2006-11-01 17:44:37 -05:00
|
|
|
beq+ 13f
|
2005-09-26 02:04:21 -04:00
|
|
|
bl .save_nvgprs
|
|
|
|
mr r5,r3
|
|
|
|
addi r3,r1,STACK_FRAME_OVERHEAD
|
|
|
|
lwz r4,_DAR(r1)
|
|
|
|
bl .bad_page_fault
|
|
|
|
b .ret_from_except
|
|
|
|
|
2006-12-03 23:59:07 -05:00
|
|
|
13: b .ret_from_except_lite
|
|
|
|
|
2005-09-26 02:04:21 -04:00
|
|
|
/* We have a page fault that hash_page could handle but HV refused
|
|
|
|
* the PTE insertion
|
|
|
|
*/
|
|
|
|
12: bl .save_nvgprs
|
|
|
|
addi r3,r1,STACK_FRAME_OVERHEAD
|
2007-11-07 01:17:02 -05:00
|
|
|
ld r4,_DAR(r1)
|
2005-09-26 02:04:21 -04:00
|
|
|
bl .low_hash_fault
|
|
|
|
b .ret_from_except
|
|
|
|
|
|
|
|
/* here we have a segment miss */
|
2006-11-01 17:44:37 -05:00
|
|
|
do_ste_alloc:
|
2005-09-26 02:04:21 -04:00
|
|
|
bl .ste_allocate /* try to insert stab entry */
|
|
|
|
cmpdi r3,0
|
2006-11-01 17:44:37 -05:00
|
|
|
bne- handle_page_fault
|
|
|
|
b fast_exception_return
|
2005-09-26 02:04:21 -04:00
|
|
|
|
|
|
|
/*
|
|
|
|
* r13 points to the PACA, r9 contains the saved CR,
|
|
|
|
* r11 and r12 contain the saved SRR0 and SRR1.
|
|
|
|
* r9 - r13 are saved in paca->exslb.
|
|
|
|
* We assume we aren't going to take any exceptions during this procedure.
|
|
|
|
* We assume (DAR >> 60) == 0xc.
|
|
|
|
*/
|
|
|
|
.align 7
|
|
|
|
_GLOBAL(do_stab_bolted)
|
|
|
|
stw r9,PACA_EXSLB+EX_CCR(r13) /* save CR in exc. frame */
|
|
|
|
std r11,PACA_EXSLB+EX_SRR0(r13) /* save SRR0 in exc. frame */
|
|
|
|
|
|
|
|
/* Hash to the primary group */
|
|
|
|
ld r10,PACASTABVIRT(r13)
|
2005-10-10 00:01:07 -04:00
|
|
|
mfspr r11,SPRN_DAR
|
2005-09-26 02:04:21 -04:00
|
|
|
srdi r11,r11,28
|
|
|
|
rldimi r10,r11,7,52 /* r10 = first ste of the group */
|
|
|
|
|
|
|
|
/* Calculate VSID */
|
|
|
|
/* This is a kernel address, so protovsid = ESID */
|
2007-10-11 06:37:10 -04:00
|
|
|
ASM_VSID_SCRAMBLE(r11, r9, 256M)
|
2005-09-26 02:04:21 -04:00
|
|
|
rldic r9,r11,12,16 /* r9 = vsid << 12 */
|
|
|
|
|
|
|
|
/* Search the primary group for a free entry */
|
|
|
|
1: ld r11,0(r10) /* Test valid bit of the current ste */
|
|
|
|
andi. r11,r11,0x80
|
|
|
|
beq 2f
|
|
|
|
addi r10,r10,16
|
|
|
|
andi. r11,r10,0x70
|
|
|
|
bne 1b
|
|
|
|
|
|
|
|
/* Stick for only searching the primary group for now. */
|
|
|
|
/* At least for now, we use a very simple random castout scheme */
|
|
|
|
/* Use the TB as a random number ; OR in 1 to avoid entry 0 */
|
|
|
|
mftb r11
|
|
|
|
rldic r11,r11,4,57 /* r11 = (r11 << 4) & 0x70 */
|
|
|
|
ori r11,r11,0x10
|
|
|
|
|
|
|
|
/* r10 currently points to an ste one past the group of interest */
|
|
|
|
/* make it point to the randomly selected entry */
|
|
|
|
subi r10,r10,128
|
|
|
|
or r10,r10,r11 /* r10 is the entry to invalidate */
|
|
|
|
|
|
|
|
isync /* mark the entry invalid */
|
|
|
|
ld r11,0(r10)
|
|
|
|
rldicl r11,r11,56,1 /* clear the valid bit */
|
|
|
|
rotldi r11,r11,8
|
|
|
|
std r11,0(r10)
|
|
|
|
sync
|
|
|
|
|
|
|
|
clrrdi r11,r11,28 /* Get the esid part of the ste */
|
|
|
|
slbie r11
|
|
|
|
|
|
|
|
2: std r9,8(r10) /* Store the vsid part of the ste */
|
|
|
|
eieio
|
|
|
|
|
2005-10-10 00:01:07 -04:00
|
|
|
mfspr r11,SPRN_DAR /* Get the new esid */
|
2005-09-26 02:04:21 -04:00
|
|
|
clrrdi r11,r11,28 /* Permits a full 32b of ESID */
|
|
|
|
ori r11,r11,0x90 /* Turn on valid and kp */
|
|
|
|
std r11,0(r10) /* Put new entry back into the stab */
|
|
|
|
|
|
|
|
sync
|
|
|
|
|
|
|
|
/* All done -- return from exception. */
|
|
|
|
lwz r9,PACA_EXSLB+EX_CCR(r13) /* get saved CR */
|
|
|
|
ld r11,PACA_EXSLB+EX_SRR0(r13) /* get saved SRR0 */
|
|
|
|
|
|
|
|
andi. r10,r12,MSR_RI
|
|
|
|
beq- unrecov_slb
|
|
|
|
|
|
|
|
mtcrf 0x80,r9 /* restore CR */
|
|
|
|
|
|
|
|
mfmsr r10
|
|
|
|
clrrdi r10,r10,2
|
|
|
|
mtmsrd r10,1
|
|
|
|
|
2005-10-10 00:01:07 -04:00
|
|
|
mtspr SPRN_SRR0,r11
|
|
|
|
mtspr SPRN_SRR1,r12
|
2005-09-26 02:04:21 -04:00
|
|
|
ld r9,PACA_EXSLB+EX_R9(r13)
|
|
|
|
ld r10,PACA_EXSLB+EX_R10(r13)
|
|
|
|
ld r11,PACA_EXSLB+EX_R11(r13)
|
|
|
|
ld r12,PACA_EXSLB+EX_R12(r13)
|
|
|
|
ld r13,PACA_EXSLB+EX_R13(r13)
|
|
|
|
rfid
|
|
|
|
b . /* prevent speculative execution */
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Space for CPU0's segment table.
|
|
|
|
*
|
|
|
|
* On iSeries, the hypervisor must fill in at least one entry before
|
2007-08-20 00:58:36 -04:00
|
|
|
* we get control (with relocate on). The address is given to the hv
|
|
|
|
* as a page number (see xLparMap below), so this must be at a
|
2005-09-26 02:04:21 -04:00
|
|
|
* fixed address (the linker can't compute (u64)&initial_stab >>
|
|
|
|
* PAGE_SHIFT).
|
|
|
|
*/
|
2005-12-05 16:49:00 -05:00
|
|
|
. = STAB0_OFFSET /* 0x6000 */
|
2005-09-26 02:04:21 -04:00
|
|
|
.globl initial_stab
|
|
|
|
initial_stab:
|
|
|
|
.space 4096
|
|
|
|
|
2007-09-18 03:25:12 -04:00
|
|
|
#ifdef CONFIG_PPC_PSERIES
|
2005-09-26 02:04:21 -04:00
|
|
|
/*
|
|
|
|
* Data area reserved for FWNMI option.
|
|
|
|
* This address (0x7000) is fixed by the RPA.
|
|
|
|
*/
|
|
|
|
.= 0x7000
|
|
|
|
.globl fwnmi_data_area
|
|
|
|
fwnmi_data_area:
|
2007-09-18 03:25:12 -04:00
|
|
|
#endif /* CONFIG_PPC_PSERIES */
|
2005-09-26 02:04:21 -04:00
|
|
|
|
|
|
|
/* iSeries does not use the FWNMI stuff, so it is safe to put
|
|
|
|
* this here, even if we later allow kernels that will boot on
|
|
|
|
* both pSeries and iSeries */
|
|
|
|
#ifdef CONFIG_PPC_ISERIES
|
|
|
|
. = LPARMAP_PHYS
|
2007-08-20 00:58:36 -04:00
|
|
|
.globl xLparMap
|
|
|
|
xLparMap:
|
|
|
|
.quad HvEsidsToMap /* xNumberEsids */
|
|
|
|
.quad HvRangesToMap /* xNumberRanges */
|
|
|
|
.quad STAB0_PAGE /* xSegmentTableOffs */
|
|
|
|
.zero 40 /* xRsvd */
|
|
|
|
/* xEsids (HvEsidsToMap entries of 2 quads) */
|
|
|
|
.quad PAGE_OFFSET_ESID /* xKernelEsid */
|
|
|
|
.quad PAGE_OFFSET_VSID /* xKernelVsid */
|
|
|
|
.quad VMALLOC_START_ESID /* xKernelEsid */
|
|
|
|
.quad VMALLOC_START_VSID /* xKernelVsid */
|
|
|
|
/* xRanges (HvRangesToMap entries of 3 quads) */
|
|
|
|
.quad HvPagesToMap /* xPages */
|
|
|
|
.quad 0 /* xOffset */
|
|
|
|
.quad PAGE_OFFSET_VSID << (SID_SHIFT - HW_PAGE_SHIFT) /* xVPN */
|
|
|
|
|
2005-09-26 02:04:21 -04:00
|
|
|
#endif /* CONFIG_PPC_ISERIES */
|
|
|
|
|
2007-09-18 03:25:12 -04:00
|
|
|
#ifdef CONFIG_PPC_PSERIES
|
2005-09-26 02:04:21 -04:00
|
|
|
. = 0x8000
|
2007-09-18 03:25:12 -04:00
|
|
|
#endif /* CONFIG_PPC_PSERIES */
|
2005-09-26 02:04:21 -04:00
|
|
|
|
|
|
|
/*
|
2006-08-11 01:07:08 -04:00
|
|
|
* On pSeries and most other platforms, secondary processors spin
|
|
|
|
* in the following code.
|
2005-09-26 02:04:21 -04:00
|
|
|
* At entry, r3 = this processor's number (physical cpu id)
|
|
|
|
*/
|
2006-08-11 01:07:08 -04:00
|
|
|
_GLOBAL(generic_secondary_smp_init)
|
2005-09-26 02:04:21 -04:00
|
|
|
mr r24,r3
|
|
|
|
|
|
|
|
/* turn on 64-bit mode */
|
|
|
|
bl .enable_64b_mode
|
|
|
|
|
|
|
|
/* Set up a paca value for this processor. Since we have the
|
|
|
|
* physical cpu id in r24, we need to search the pacas to find
|
|
|
|
* which logical id maps to our physical one.
|
|
|
|
*/
|
2006-01-12 22:56:25 -05:00
|
|
|
LOAD_REG_IMMEDIATE(r13, paca) /* Get base vaddr of paca array */
|
2005-09-26 02:04:21 -04:00
|
|
|
li r5,0 /* logical cpu id */
|
|
|
|
1: lhz r6,PACAHWCPUID(r13) /* Load HW procid from paca */
|
|
|
|
cmpw r6,r24 /* Compare to our id */
|
|
|
|
beq 2f
|
|
|
|
addi r13,r13,PACA_SIZE /* Loop to next PACA on miss */
|
|
|
|
addi r5,r5,1
|
|
|
|
cmpwi r5,NR_CPUS
|
|
|
|
blt 1b
|
|
|
|
|
|
|
|
mr r3,r24 /* not found, copy phys to r3 */
|
|
|
|
b .kexec_wait /* next kernel might do better */
|
|
|
|
|
2005-10-10 00:01:07 -04:00
|
|
|
2: mtspr SPRN_SPRG3,r13 /* Save vaddr of paca in SPRG3 */
|
2005-09-26 02:04:21 -04:00
|
|
|
/* From now on, r24 is expected to be logical cpuid */
|
|
|
|
mr r24,r5
|
|
|
|
3: HMT_LOW
|
|
|
|
lbz r23,PACAPROCSTART(r13) /* Test if this processor should */
|
|
|
|
/* start. */
|
|
|
|
sync
|
|
|
|
|
2006-08-11 01:07:08 -04:00
|
|
|
#ifndef CONFIG_SMP
|
|
|
|
b 3b /* Never go on non-SMP */
|
|
|
|
#else
|
|
|
|
cmpwi 0,r23,0
|
|
|
|
beq 3b /* Loop until told to go */
|
|
|
|
|
|
|
|
/* See if we need to call a cpu state restore handler */
|
|
|
|
LOAD_REG_IMMEDIATE(r23, cur_cpu_spec)
|
|
|
|
ld r23,0(r23)
|
|
|
|
ld r23,CPU_SPEC_RESTORE(r23)
|
|
|
|
cmpdi 0,r23,0
|
|
|
|
beq 4f
|
|
|
|
ld r23,0(r23)
|
|
|
|
mtctr r23
|
|
|
|
bctrl
|
|
|
|
|
|
|
|
4: /* Create a temp kernel stack for use before relocation is on. */
|
2005-09-26 02:04:21 -04:00
|
|
|
ld r1,PACAEMERGSP(r13)
|
|
|
|
subi r1,r1,STACK_FRAME_OVERHEAD
|
|
|
|
|
2006-11-26 22:59:50 -05:00
|
|
|
b __secondary_start
|
2005-09-26 02:04:21 -04:00
|
|
|
#endif
|
|
|
|
|
|
|
|
_STATIC(__mmu_off)
|
|
|
|
mfmsr r3
|
|
|
|
andi. r0,r3,MSR_IR|MSR_DR
|
|
|
|
beqlr
|
|
|
|
andc r3,r3,r0
|
|
|
|
mtspr SPRN_SRR0,r4
|
|
|
|
mtspr SPRN_SRR1,r3
|
|
|
|
sync
|
|
|
|
rfid
|
|
|
|
b . /* prevent speculative execution */
|
|
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Here is our main kernel entry point. We support currently 2 kind of entries
|
|
|
|
* depending on the value of r5.
|
|
|
|
*
|
|
|
|
* r5 != NULL -> OF entry, we go to prom_init, "legacy" parameter content
|
|
|
|
* in r3...r7
|
|
|
|
*
|
|
|
|
* r5 == NULL -> kexec style entry. r3 is a physical pointer to the
|
|
|
|
* DT block, r4 is a physical pointer to the kernel itself
|
|
|
|
*
|
|
|
|
*/
|
|
|
|
_GLOBAL(__start_initialization_multiplatform)
|
|
|
|
/*
|
|
|
|
* Are we booted from a PROM Of-type client-interface ?
|
|
|
|
*/
|
|
|
|
cmpldi cr0,r5,0
|
2007-07-31 02:44:13 -04:00
|
|
|
beq 1f
|
|
|
|
b .__boot_from_prom /* yes -> prom */
|
|
|
|
1:
|
2005-09-26 02:04:21 -04:00
|
|
|
/* Save parameters */
|
|
|
|
mr r31,r3
|
|
|
|
mr r30,r4
|
|
|
|
|
|
|
|
/* Make sure we are running in 64 bits mode */
|
|
|
|
bl .enable_64b_mode
|
|
|
|
|
|
|
|
/* Setup some critical 970 SPRs before switching MMU off */
|
2006-08-11 01:07:08 -04:00
|
|
|
mfspr r0,SPRN_PVR
|
|
|
|
srwi r0,r0,16
|
|
|
|
cmpwi r0,0x39 /* 970 */
|
|
|
|
beq 1f
|
|
|
|
cmpwi r0,0x3c /* 970FX */
|
|
|
|
beq 1f
|
|
|
|
cmpwi r0,0x44 /* 970MP */
|
2006-10-25 18:32:40 -04:00
|
|
|
beq 1f
|
|
|
|
cmpwi r0,0x45 /* 970GX */
|
2006-08-11 01:07:08 -04:00
|
|
|
bne 2f
|
|
|
|
1: bl .__cpu_preinit_ppc970
|
|
|
|
2:
|
2005-09-26 02:04:21 -04:00
|
|
|
|
|
|
|
/* Switch off MMU if not already */
|
2006-01-12 22:56:25 -05:00
|
|
|
LOAD_REG_IMMEDIATE(r4, .__after_prom_start - KERNELBASE)
|
2005-09-26 02:04:21 -04:00
|
|
|
add r4,r4,r30
|
|
|
|
bl .__mmu_off
|
|
|
|
b .__after_prom_start
|
|
|
|
|
2007-07-31 02:44:13 -04:00
|
|
|
_INIT_STATIC(__boot_from_prom)
|
2005-09-26 02:04:21 -04:00
|
|
|
/* Save parameters */
|
|
|
|
mr r31,r3
|
|
|
|
mr r30,r4
|
|
|
|
mr r29,r5
|
|
|
|
mr r28,r6
|
|
|
|
mr r27,r7
|
|
|
|
|
[PATCH] correct the comment about stackpointer alignment in __boot_from_prom
The address of variable val in prom_init_stdout is passed to prom_getprop.
prom_getprop casts the pointer to u32 and passes it to call_prom in the hope
that OpenFirmware stores something there.
But the pointer is truncated in the lower bits and the expected value is
stored somewhere else.
In my testing I had a stackpointer of 0x0023e6b4. val was at offset 120,
wich has address 0x0023e72c. But the value passed to OF was 0x0023e728.
c00000000040b710: 3b 01 00 78 addi r24,r1,120
...
c00000000040b754: 57 08 00 38 rlwinm r8,r24,0,0,28
...
c00000000040b784: 80 01 00 78 lwz r0,120(r1)
...
c00000000040b798: 90 1b 00 0c stw r0,12(r27)
...
The stackpointer came from 32bit code.
The chain was yaboot -> zImage -> vmlinux
PowerMac OpenFirmware does appearently not handle the ELF sections
correctly. If yaboot was compiled in
/usr/src/packages/BUILD/lilo-10.1.1/yaboot, then the stackpointer is
unaligned. But the stackpointer is correct if yaboot is compiled in
/tmp/yaboot.
This bug triggered since 2.6.15, now prom_getprop is an inline
function. gcc clears the lower bits, instead of just clearing the
upper 32 bits.
Signed-off-by: Olaf Hering <olh@suse.de>
Signed-off-by: Paul Mackerras <paulus@samba.org>
2006-03-23 15:50:59 -05:00
|
|
|
/*
|
|
|
|
* Align the stack to 16-byte boundary
|
|
|
|
* Depending on the size and layout of the ELF sections in the initial
|
|
|
|
* boot binary, the stack pointer will be unalignet on PowerMac
|
|
|
|
*/
|
2006-03-04 18:00:45 -05:00
|
|
|
rldicr r1,r1,0,59
|
|
|
|
|
2005-09-26 02:04:21 -04:00
|
|
|
/* Make sure we are running in 64 bits mode */
|
|
|
|
bl .enable_64b_mode
|
|
|
|
|
|
|
|
/* put a relocation offset into r3 */
|
|
|
|
bl .reloc_offset
|
|
|
|
|
2006-01-12 22:56:25 -05:00
|
|
|
LOAD_REG_IMMEDIATE(r2,__toc_start)
|
2005-09-26 02:04:21 -04:00
|
|
|
addi r2,r2,0x4000
|
|
|
|
addi r2,r2,0x4000
|
|
|
|
|
|
|
|
/* Relocate the TOC from a virt addr to a real addr */
|
2005-10-10 08:41:25 -04:00
|
|
|
add r2,r2,r3
|
2005-09-26 02:04:21 -04:00
|
|
|
|
|
|
|
/* Restore parameters */
|
|
|
|
mr r3,r31
|
|
|
|
mr r4,r30
|
|
|
|
mr r5,r29
|
|
|
|
mr r6,r28
|
|
|
|
mr r7,r27
|
|
|
|
|
|
|
|
/* Do all of the interaction with OF client interface */
|
|
|
|
bl .prom_init
|
|
|
|
/* We never return */
|
|
|
|
trap
|
|
|
|
|
|
|
|
_STATIC(__after_prom_start)
|
|
|
|
|
|
|
|
/*
|
2005-12-05 16:49:00 -05:00
|
|
|
* We need to run with __start at physical address PHYSICAL_START.
|
2005-09-26 02:04:21 -04:00
|
|
|
* This will leave some code in the first 256B of
|
|
|
|
* real memory, which are reserved for software use.
|
|
|
|
* The remainder of the first page is loaded with the fixed
|
|
|
|
* interrupt vectors. The next two pages are filled with
|
|
|
|
* unknown exception placeholders.
|
|
|
|
*
|
|
|
|
* Note: This process overwrites the OF exception vectors.
|
|
|
|
* r26 == relocation offset
|
|
|
|
* r27 == KERNELBASE
|
|
|
|
*/
|
|
|
|
bl .reloc_offset
|
|
|
|
mr r26,r3
|
2006-01-12 22:56:25 -05:00
|
|
|
LOAD_REG_IMMEDIATE(r27, KERNELBASE)
|
2005-09-26 02:04:21 -04:00
|
|
|
|
2006-01-12 22:56:25 -05:00
|
|
|
LOAD_REG_IMMEDIATE(r3, PHYSICAL_START) /* target addr */
|
2005-09-26 02:04:21 -04:00
|
|
|
|
|
|
|
// XXX FIXME: Use phys returned by OF (r30)
|
2005-10-10 08:41:25 -04:00
|
|
|
add r4,r27,r26 /* source addr */
|
2005-09-26 02:04:21 -04:00
|
|
|
/* current address of _start */
|
|
|
|
/* i.e. where we are running */
|
|
|
|
/* the source addr */
|
|
|
|
|
2006-06-26 04:56:58 -04:00
|
|
|
cmpdi r4,0 /* In some cases the loader may */
|
2007-07-31 02:44:13 -04:00
|
|
|
bne 1f
|
|
|
|
b .start_here_multiplatform /* have already put us at zero */
|
2006-06-26 04:56:58 -04:00
|
|
|
/* so we can skip the copy. */
|
2007-07-31 02:44:13 -04:00
|
|
|
1: LOAD_REG_IMMEDIATE(r5,copy_to_here) /* # bytes of memory to copy */
|
2005-09-26 02:04:21 -04:00
|
|
|
sub r5,r5,r27
|
|
|
|
|
|
|
|
li r6,0x100 /* Start offset, the first 0x100 */
|
|
|
|
/* bytes were copied earlier. */
|
|
|
|
|
|
|
|
bl .copy_and_flush /* copy the first n bytes */
|
|
|
|
/* this includes the code being */
|
|
|
|
/* executed here. */
|
|
|
|
|
2006-01-12 22:56:25 -05:00
|
|
|
LOAD_REG_IMMEDIATE(r0, 4f) /* Jump to the copy of this code */
|
2005-09-26 02:04:21 -04:00
|
|
|
mtctr r0 /* that we just made/relocated */
|
|
|
|
bctr
|
|
|
|
|
2006-01-12 22:56:25 -05:00
|
|
|
4: LOAD_REG_IMMEDIATE(r5,klimit)
|
2005-10-10 08:41:25 -04:00
|
|
|
add r5,r5,r26
|
2005-09-26 02:04:21 -04:00
|
|
|
ld r5,0(r5) /* get the value of klimit */
|
|
|
|
sub r5,r5,r27
|
|
|
|
bl .copy_and_flush /* copy the rest */
|
|
|
|
b .start_here_multiplatform
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Copy routine used to copy the kernel to start at physical address 0
|
|
|
|
* and flush and invalidate the caches as needed.
|
|
|
|
* r3 = dest addr, r4 = source addr, r5 = copy limit, r6 = start offset
|
|
|
|
* on exit, r3, r4, r5 are unchanged, r6 is updated to be >= r5.
|
|
|
|
*
|
|
|
|
* Note: this routine *only* clobbers r0, r6 and lr
|
|
|
|
*/
|
|
|
|
_GLOBAL(copy_and_flush)
|
|
|
|
addi r5,r5,-8
|
|
|
|
addi r6,r6,-8
|
2006-09-06 15:34:41 -04:00
|
|
|
4: li r0,8 /* Use the smallest common */
|
2005-09-26 02:04:21 -04:00
|
|
|
/* denominator cache line */
|
|
|
|
/* size. This results in */
|
|
|
|
/* extra cache line flushes */
|
|
|
|
/* but operation is correct. */
|
|
|
|
/* Can't get cache line size */
|
|
|
|
/* from NACA as it is being */
|
|
|
|
/* moved too. */
|
|
|
|
|
|
|
|
mtctr r0 /* put # words/line in ctr */
|
|
|
|
3: addi r6,r6,8 /* copy a cache line */
|
|
|
|
ldx r0,r6,r4
|
|
|
|
stdx r0,r6,r3
|
|
|
|
bdnz 3b
|
|
|
|
dcbst r6,r3 /* write it to memory */
|
|
|
|
sync
|
|
|
|
icbi r6,r3 /* flush the icache line */
|
|
|
|
cmpld 0,r6,r5
|
|
|
|
blt 4b
|
|
|
|
sync
|
|
|
|
addi r5,r5,8
|
|
|
|
addi r6,r6,8
|
|
|
|
blr
|
|
|
|
|
|
|
|
.align 8
|
|
|
|
copy_to_here:
|
|
|
|
|
|
|
|
#ifdef CONFIG_SMP
|
|
|
|
#ifdef CONFIG_PPC_PMAC
|
|
|
|
/*
|
|
|
|
* On PowerMac, secondary processors starts from the reset vector, which
|
|
|
|
* is temporarily turned into a call to one of the functions below.
|
|
|
|
*/
|
|
|
|
.section ".text";
|
|
|
|
.align 2 ;
|
|
|
|
|
2005-10-22 02:02:39 -04:00
|
|
|
.globl __secondary_start_pmac_0
|
|
|
|
__secondary_start_pmac_0:
|
|
|
|
/* NB the entries for cpus 0, 1, 2 must each occupy 8 bytes. */
|
|
|
|
li r24,0
|
|
|
|
b 1f
|
|
|
|
li r24,1
|
|
|
|
b 1f
|
|
|
|
li r24,2
|
|
|
|
b 1f
|
|
|
|
li r24,3
|
|
|
|
1:
|
2005-09-26 02:04:21 -04:00
|
|
|
|
|
|
|
_GLOBAL(pmac_secondary_start)
|
|
|
|
/* turn on 64-bit mode */
|
|
|
|
bl .enable_64b_mode
|
|
|
|
|
|
|
|
/* Copy some CPU settings from CPU 0 */
|
2006-08-11 01:07:08 -04:00
|
|
|
bl .__restore_cpu_ppc970
|
2005-09-26 02:04:21 -04:00
|
|
|
|
|
|
|
/* pSeries do that early though I don't think we really need it */
|
|
|
|
mfmsr r3
|
|
|
|
ori r3,r3,MSR_RI
|
|
|
|
mtmsrd r3 /* RI on */
|
|
|
|
|
|
|
|
/* Set up a paca value for this processor. */
|
2006-01-12 22:56:25 -05:00
|
|
|
LOAD_REG_IMMEDIATE(r4, paca) /* Get base vaddr of paca array */
|
2005-09-26 02:04:21 -04:00
|
|
|
mulli r13,r24,PACA_SIZE /* Calculate vaddr of right paca */
|
|
|
|
add r13,r13,r4 /* for this processor. */
|
2005-10-10 00:01:07 -04:00
|
|
|
mtspr SPRN_SPRG3,r13 /* Save vaddr of paca in SPRG3 */
|
2005-09-26 02:04:21 -04:00
|
|
|
|
|
|
|
/* Create a temp kernel stack for use before relocation is on. */
|
|
|
|
ld r1,PACAEMERGSP(r13)
|
|
|
|
subi r1,r1,STACK_FRAME_OVERHEAD
|
|
|
|
|
2006-11-26 22:59:50 -05:00
|
|
|
b __secondary_start
|
2005-09-26 02:04:21 -04:00
|
|
|
|
|
|
|
#endif /* CONFIG_PPC_PMAC */
|
|
|
|
|
|
|
|
/*
|
|
|
|
* This function is called after the master CPU has released the
|
|
|
|
* secondary processors. The execution environment is relocation off.
|
|
|
|
* The paca for this processor has the following fields initialized at
|
|
|
|
* this point:
|
|
|
|
* 1. Processor number
|
|
|
|
* 2. Segment table pointer (virtual address)
|
|
|
|
* On entry the following are set:
|
|
|
|
* r1 = stack pointer. vaddr for iSeries, raddr (temp stack) for pSeries
|
|
|
|
* r24 = cpu# (in Linux terms)
|
|
|
|
* r13 = paca virtual address
|
|
|
|
* SPRG3 = paca virtual address
|
|
|
|
*/
|
2007-08-21 23:44:58 -04:00
|
|
|
.globl __secondary_start
|
2006-11-26 22:59:50 -05:00
|
|
|
__secondary_start:
|
2005-11-09 21:37:51 -05:00
|
|
|
/* Set thread priority to MEDIUM */
|
|
|
|
HMT_MEDIUM
|
2005-09-26 02:04:21 -04:00
|
|
|
|
2005-11-09 21:37:51 -05:00
|
|
|
/* Load TOC */
|
2005-09-26 02:04:21 -04:00
|
|
|
ld r2,PACATOC(r13)
|
2005-11-09 21:37:51 -05:00
|
|
|
|
|
|
|
/* Do early setup for that CPU (stab, slb, hash table pointer) */
|
|
|
|
bl .early_setup_secondary
|
2005-09-26 02:04:21 -04:00
|
|
|
|
|
|
|
/* Initialize the kernel stack. Just a repeat for iSeries. */
|
2006-01-12 22:56:25 -05:00
|
|
|
LOAD_REG_ADDR(r3, current_set)
|
2005-09-26 02:04:21 -04:00
|
|
|
sldi r28,r24,3 /* get current_set[cpu#] */
|
|
|
|
ldx r1,r3,r28
|
|
|
|
addi r1,r1,THREAD_SIZE-STACK_FRAME_OVERHEAD
|
|
|
|
std r1,PACAKSAVE(r13)
|
|
|
|
|
2005-11-09 21:37:51 -05:00
|
|
|
/* Clear backchain so we get nice backtraces */
|
2005-09-26 02:04:21 -04:00
|
|
|
li r7,0
|
|
|
|
mtlr r7
|
|
|
|
|
|
|
|
/* enable MMU and jump to start_secondary */
|
2006-01-12 22:56:25 -05:00
|
|
|
LOAD_REG_ADDR(r3, .start_secondary_prolog)
|
|
|
|
LOAD_REG_IMMEDIATE(r4, MSR_KERNEL)
|
[POWERPC] Lazy interrupt disabling for 64-bit machines
This implements a lazy strategy for disabling interrupts. This means
that local_irq_disable() et al. just clear the 'interrupts are
enabled' flag in the paca. If an interrupt comes along, the interrupt
entry code notices that interrupts are supposed to be disabled, and
clears the EE bit in SRR1, clears the 'interrupts are hard-enabled'
flag in the paca, and returns. This means that interrupts only
actually get disabled in the processor when an interrupt comes along.
When interrupts are enabled by local_irq_enable() et al., the code
sets the interrupts-enabled flag in the paca, and then checks whether
interrupts got hard-disabled. If so, it also sets the EE bit in the
MSR to hard-enable the interrupts.
This has the potential to improve performance, and also makes it
easier to make a kernel that can boot on iSeries and on other 64-bit
machines, since this lazy-disable strategy is very similar to the
soft-disable strategy that iSeries already uses.
This version renames paca->proc_enabled to paca->soft_enabled, and
changes a couple of soft-disables in the kexec code to hard-disables,
which should fix the crash that Michael Ellerman saw. This doesn't
yet use a reserved CR field for the soft_enabled and hard_enabled
flags. This applies on top of Stephen Rothwell's patches to make it
possible to build a combined iSeries/other kernel.
Signed-off-by: Paul Mackerras <paulus@samba.org>
2006-10-04 02:47:49 -04:00
|
|
|
#ifdef CONFIG_PPC_ISERIES
|
2006-09-25 04:19:00 -04:00
|
|
|
BEGIN_FW_FTR_SECTION
|
2005-09-26 02:04:21 -04:00
|
|
|
ori r4,r4,MSR_EE
|
2006-09-25 04:19:00 -04:00
|
|
|
END_FW_FTR_SECTION_IFSET(FW_FEATURE_ISERIES)
|
2005-09-26 02:04:21 -04:00
|
|
|
#endif
|
[POWERPC] Lazy interrupt disabling for 64-bit machines
This implements a lazy strategy for disabling interrupts. This means
that local_irq_disable() et al. just clear the 'interrupts are
enabled' flag in the paca. If an interrupt comes along, the interrupt
entry code notices that interrupts are supposed to be disabled, and
clears the EE bit in SRR1, clears the 'interrupts are hard-enabled'
flag in the paca, and returns. This means that interrupts only
actually get disabled in the processor when an interrupt comes along.
When interrupts are enabled by local_irq_enable() et al., the code
sets the interrupts-enabled flag in the paca, and then checks whether
interrupts got hard-disabled. If so, it also sets the EE bit in the
MSR to hard-enable the interrupts.
This has the potential to improve performance, and also makes it
easier to make a kernel that can boot on iSeries and on other 64-bit
machines, since this lazy-disable strategy is very similar to the
soft-disable strategy that iSeries already uses.
This version renames paca->proc_enabled to paca->soft_enabled, and
changes a couple of soft-disables in the kexec code to hard-disables,
which should fix the crash that Michael Ellerman saw. This doesn't
yet use a reserved CR field for the soft_enabled and hard_enabled
flags. This applies on top of Stephen Rothwell's patches to make it
possible to build a combined iSeries/other kernel.
Signed-off-by: Paul Mackerras <paulus@samba.org>
2006-10-04 02:47:49 -04:00
|
|
|
BEGIN_FW_FTR_SECTION
|
|
|
|
stb r7,PACASOFTIRQEN(r13)
|
|
|
|
stb r7,PACAHARDIRQEN(r13)
|
|
|
|
END_FW_FTR_SECTION_IFCLR(FW_FEATURE_ISERIES)
|
|
|
|
|
2005-10-10 00:01:07 -04:00
|
|
|
mtspr SPRN_SRR0,r3
|
|
|
|
mtspr SPRN_SRR1,r4
|
2005-09-26 02:04:21 -04:00
|
|
|
rfid
|
|
|
|
b . /* prevent speculative execution */
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Running with relocation on at this point. All we want to do is
|
|
|
|
* zero the stack back-chain pointer before going into C code.
|
|
|
|
*/
|
|
|
|
_GLOBAL(start_secondary_prolog)
|
|
|
|
li r3,0
|
|
|
|
std r3,0(r1) /* Zero the stack frame pointer */
|
|
|
|
bl .start_secondary
|
2005-11-09 21:37:51 -05:00
|
|
|
b .
|
2005-09-26 02:04:21 -04:00
|
|
|
#endif
|
|
|
|
|
|
|
|
/*
|
|
|
|
* This subroutine clobbers r11 and r12
|
|
|
|
*/
|
|
|
|
_GLOBAL(enable_64b_mode)
|
|
|
|
mfmsr r11 /* grab the current MSR */
|
|
|
|
li r12,1
|
|
|
|
rldicr r12,r12,MSR_SF_LG,(63-MSR_SF_LG)
|
|
|
|
or r11,r11,r12
|
|
|
|
li r12,1
|
|
|
|
rldicr r12,r12,MSR_ISF_LG,(63-MSR_ISF_LG)
|
|
|
|
or r11,r11,r12
|
|
|
|
mtmsrd r11
|
|
|
|
isync
|
|
|
|
blr
|
|
|
|
|
|
|
|
/*
|
|
|
|
* This is where the main kernel code starts.
|
|
|
|
*/
|
2007-07-31 02:44:13 -04:00
|
|
|
_INIT_STATIC(start_here_multiplatform)
|
2005-09-26 02:04:21 -04:00
|
|
|
/* get a new offset, now that the kernel has moved. */
|
|
|
|
bl .reloc_offset
|
|
|
|
mr r26,r3
|
|
|
|
|
|
|
|
/* Clear out the BSS. It may have been done in prom_init,
|
|
|
|
* already but that's irrelevant since prom_init will soon
|
|
|
|
* be detached from the kernel completely. Besides, we need
|
|
|
|
* to clear it now for kexec-style entry.
|
|
|
|
*/
|
2006-01-12 22:56:25 -05:00
|
|
|
LOAD_REG_IMMEDIATE(r11,__bss_stop)
|
|
|
|
LOAD_REG_IMMEDIATE(r8,__bss_start)
|
2005-09-26 02:04:21 -04:00
|
|
|
sub r11,r11,r8 /* bss size */
|
|
|
|
addi r11,r11,7 /* round up to an even double word */
|
|
|
|
rldicl. r11,r11,61,3 /* shift right by 3 */
|
|
|
|
beq 4f
|
|
|
|
addi r8,r8,-8
|
|
|
|
li r0,0
|
|
|
|
mtctr r11 /* zero this many doublewords */
|
|
|
|
3: stdu r0,8(r8)
|
|
|
|
bdnz 3b
|
|
|
|
4:
|
|
|
|
|
|
|
|
mfmsr r6
|
|
|
|
ori r6,r6,MSR_RI
|
|
|
|
mtmsrd r6 /* RI on */
|
|
|
|
|
|
|
|
/* The following gets the stack and TOC set up with the regs */
|
|
|
|
/* pointing to the real addr of the kernel stack. This is */
|
|
|
|
/* all done to support the C function call below which sets */
|
|
|
|
/* up the htab. This is done because we have relocated the */
|
|
|
|
/* kernel but are still running in real mode. */
|
|
|
|
|
2006-01-12 22:56:25 -05:00
|
|
|
LOAD_REG_IMMEDIATE(r3,init_thread_union)
|
2005-10-10 08:41:25 -04:00
|
|
|
add r3,r3,r26
|
2005-09-26 02:04:21 -04:00
|
|
|
|
|
|
|
/* set up a stack pointer (physical address) */
|
|
|
|
addi r1,r3,THREAD_SIZE
|
|
|
|
li r0,0
|
|
|
|
stdu r0,-STACK_FRAME_OVERHEAD(r1)
|
|
|
|
|
|
|
|
/* set up the TOC (physical address) */
|
2006-01-12 22:56:25 -05:00
|
|
|
LOAD_REG_IMMEDIATE(r2,__toc_start)
|
2005-09-26 02:04:21 -04:00
|
|
|
addi r2,r2,0x4000
|
|
|
|
addi r2,r2,0x4000
|
2005-10-10 08:41:25 -04:00
|
|
|
add r2,r2,r26
|
2005-09-26 02:04:21 -04:00
|
|
|
|
|
|
|
/* Do very early kernel initializations, including initial hash table,
|
|
|
|
* stab and slb setup before we turn on relocation. */
|
|
|
|
|
|
|
|
/* Restore parameters passed from prom_init/kexec */
|
|
|
|
mr r3,r31
|
|
|
|
bl .early_setup
|
|
|
|
|
2006-01-12 22:56:25 -05:00
|
|
|
LOAD_REG_IMMEDIATE(r3, .start_here_common)
|
|
|
|
LOAD_REG_IMMEDIATE(r4, MSR_KERNEL)
|
2005-10-10 00:01:07 -04:00
|
|
|
mtspr SPRN_SRR0,r3
|
|
|
|
mtspr SPRN_SRR1,r4
|
2005-09-26 02:04:21 -04:00
|
|
|
rfid
|
|
|
|
b . /* prevent speculative execution */
|
|
|
|
|
|
|
|
/* This is where all platforms converge execution */
|
2007-08-21 23:44:58 -04:00
|
|
|
_INIT_GLOBAL(start_here_common)
|
2005-09-26 02:04:21 -04:00
|
|
|
/* relocation is on at this point */
|
|
|
|
|
|
|
|
/* The following code sets up the SP and TOC now that we are */
|
|
|
|
/* running with translation enabled. */
|
|
|
|
|
2006-01-12 22:56:25 -05:00
|
|
|
LOAD_REG_IMMEDIATE(r3,init_thread_union)
|
2005-09-26 02:04:21 -04:00
|
|
|
|
|
|
|
/* set up the stack */
|
|
|
|
addi r1,r3,THREAD_SIZE
|
|
|
|
li r0,0
|
|
|
|
stdu r0,-STACK_FRAME_OVERHEAD(r1)
|
|
|
|
|
|
|
|
/* ptr to current */
|
2006-01-12 22:56:25 -05:00
|
|
|
LOAD_REG_IMMEDIATE(r4, init_task)
|
2005-09-26 02:04:21 -04:00
|
|
|
std r4,PACACURRENT(r13)
|
|
|
|
|
|
|
|
/* Load the TOC */
|
|
|
|
ld r2,PACATOC(r13)
|
|
|
|
std r1,PACAKSAVE(r13)
|
|
|
|
|
|
|
|
bl .setup_system
|
|
|
|
|
|
|
|
/* Load up the kernel context */
|
|
|
|
5:
|
|
|
|
li r5,0
|
[POWERPC] Lazy interrupt disabling for 64-bit machines
This implements a lazy strategy for disabling interrupts. This means
that local_irq_disable() et al. just clear the 'interrupts are
enabled' flag in the paca. If an interrupt comes along, the interrupt
entry code notices that interrupts are supposed to be disabled, and
clears the EE bit in SRR1, clears the 'interrupts are hard-enabled'
flag in the paca, and returns. This means that interrupts only
actually get disabled in the processor when an interrupt comes along.
When interrupts are enabled by local_irq_enable() et al., the code
sets the interrupts-enabled flag in the paca, and then checks whether
interrupts got hard-disabled. If so, it also sets the EE bit in the
MSR to hard-enable the interrupts.
This has the potential to improve performance, and also makes it
easier to make a kernel that can boot on iSeries and on other 64-bit
machines, since this lazy-disable strategy is very similar to the
soft-disable strategy that iSeries already uses.
This version renames paca->proc_enabled to paca->soft_enabled, and
changes a couple of soft-disables in the kexec code to hard-disables,
which should fix the crash that Michael Ellerman saw. This doesn't
yet use a reserved CR field for the soft_enabled and hard_enabled
flags. This applies on top of Stephen Rothwell's patches to make it
possible to build a combined iSeries/other kernel.
Signed-off-by: Paul Mackerras <paulus@samba.org>
2006-10-04 02:47:49 -04:00
|
|
|
stb r5,PACASOFTIRQEN(r13) /* Soft Disabled */
|
|
|
|
#ifdef CONFIG_PPC_ISERIES
|
|
|
|
BEGIN_FW_FTR_SECTION
|
2005-09-26 02:04:21 -04:00
|
|
|
mfmsr r5
|
|
|
|
ori r5,r5,MSR_EE /* Hard Enabled */
|
|
|
|
mtmsrd r5
|
2006-09-25 04:19:00 -04:00
|
|
|
END_FW_FTR_SECTION_IFSET(FW_FEATURE_ISERIES)
|
2005-09-26 02:04:21 -04:00
|
|
|
#endif
|
[POWERPC] Lazy interrupt disabling for 64-bit machines
This implements a lazy strategy for disabling interrupts. This means
that local_irq_disable() et al. just clear the 'interrupts are
enabled' flag in the paca. If an interrupt comes along, the interrupt
entry code notices that interrupts are supposed to be disabled, and
clears the EE bit in SRR1, clears the 'interrupts are hard-enabled'
flag in the paca, and returns. This means that interrupts only
actually get disabled in the processor when an interrupt comes along.
When interrupts are enabled by local_irq_enable() et al., the code
sets the interrupts-enabled flag in the paca, and then checks whether
interrupts got hard-disabled. If so, it also sets the EE bit in the
MSR to hard-enable the interrupts.
This has the potential to improve performance, and also makes it
easier to make a kernel that can boot on iSeries and on other 64-bit
machines, since this lazy-disable strategy is very similar to the
soft-disable strategy that iSeries already uses.
This version renames paca->proc_enabled to paca->soft_enabled, and
changes a couple of soft-disables in the kexec code to hard-disables,
which should fix the crash that Michael Ellerman saw. This doesn't
yet use a reserved CR field for the soft_enabled and hard_enabled
flags. This applies on top of Stephen Rothwell's patches to make it
possible to build a combined iSeries/other kernel.
Signed-off-by: Paul Mackerras <paulus@samba.org>
2006-10-04 02:47:49 -04:00
|
|
|
BEGIN_FW_FTR_SECTION
|
|
|
|
stb r5,PACAHARDIRQEN(r13)
|
|
|
|
END_FW_FTR_SECTION_IFCLR(FW_FEATURE_ISERIES)
|
2005-09-26 02:04:21 -04:00
|
|
|
|
|
|
|
bl .start_kernel
|
|
|
|
|
2006-02-13 02:11:13 -05:00
|
|
|
/* Not reached */
|
|
|
|
BUG_OPCODE
|
2005-09-26 02:04:21 -04:00
|
|
|
|
|
|
|
/*
|
|
|
|
* We put a few things here that have to be page-aligned.
|
|
|
|
* This stuff goes at the beginning of the bss, which is page-aligned.
|
|
|
|
*/
|
|
|
|
.section ".bss"
|
|
|
|
|
|
|
|
.align PAGE_SHIFT
|
|
|
|
|
|
|
|
.globl empty_zero_page
|
|
|
|
empty_zero_page:
|
|
|
|
.space PAGE_SIZE
|
|
|
|
|
|
|
|
.globl swapper_pg_dir
|
|
|
|
swapper_pg_dir:
|
2007-09-18 03:22:59 -04:00
|
|
|
.space PGD_TABLE_SIZE
|