VE7UWU
/
sdrangel
mirror of https://github.com/f4exb/sdrangel.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
1,426 Commits 1 Branch 360 Tags 200 MiB
Commit Graph

1426 Commits

Author SHA1 Message Date
f4exb 671b380909 Bumped version to 2.2.2 2016-11-10 08:32:33 +01:00
f4exb efbce97a2f Improve int halfband filter even/odd I/Q stride variant 2016-11-10 02:56:49 +01:00
f4exb c91725fe01 Push decimators halfband filter order to 64 2016-11-09 04:03:12 +01:00
f4exb 0a6dc5db37 IntHalfband filters: tuned optimizations and chose the best for x86_64 2016-11-09 03:27:30 +01:00
f4exb d2c6791eea Use IntHalfbandFilterST in decimators 2016-11-08 17:30:10 +01:00
f4exb 2504d199fd IntHalfbandFilterST: implemented intrinsics class 2016-11-08 17:29:46 +01:00
f4exb 995fd04543 Removed useless include 2016-11-08 17:28:03 +01:00
f4exb bfe24df76e Added new halfband FIR filter with even/odd and I/Q stride 2016-11-08 02:02:29 +01:00
f4exb a40f31ed4a SIMD optimizations: do not use AVX2 flag globally 2016-11-08 00:38:57 +01:00
f4exb 57b50f47a9 Windows build: set SSE options for all modulator plugins 2016-11-07 19:01:52 +01:00
f4exb caa7905be3 Windows build: set SSE options for all demodulator plugins 2016-11-07 18:57:52 +01:00
f4exb 3505e1b095 Allow SSE 4.1 optimization on the down channelizer 2016-11-07 18:51:32 +01:00
f4exb aef5e722c1 Windows build: set SSE options for all sink device plugins 2016-11-07 18:44:23 +01:00
f4exb 8d3056f202 Windows build: set SSE options for all source device plugins 2016-11-07 18:40:52 +01:00
f4exb 8b52059ca4 IntHalfbandFilterEO1: fixed unused variables 2016-11-07 18:40:22 +01:00
f4exb fa5030eac4 IntHalfbandFilterEO1: simplification for SSE 4.1 only and fix 2016-11-07 18:23:59 +01:00
f4exb 5a9b461d1c Windowss build: added SSE 4.1 flags 2016-11-07 08:44:55 +01:00
f4exb 55981e8df3 Windowss build: corrected flag 2016-11-07 08:44:34 +01:00
f4exb 16aebb72c4 Windows build: added missing header files 2016-11-07 08:26:34 +01:00
f4exb 7015fb97d2 Put intrinsics in their own templatized classes 2016-11-07 04:16:02 +01:00
f4exb 63d6eea066 Use more precise SIMD flags and detect actual x86_64 SIMD features 2016-11-07 00:42:57 +01:00
f4exb dbbbfa12ee Changed USE_SIMD flag to USE_SSE 2016-11-06 02:08:38 +01:00
f4exb af0a0896d4 IntHalfBandFilterEO2: fixed (x,y) method 2016-11-06 01:19:39 +01:00
f4exb bc3dfb19cd IntHalfBandFilterEO2: use dual forward and backward buffers to avoid byte shuffling in SIMD instructions. Implemented in the up channelizer 2016-11-06 01:07:13 +01:00
f4exb de8640caae IntHalfBandFilterEO1: rename size attribute 2016-11-06 00:23:08 +01:00
f4exb 3410d289d1 Use even/odd FIR filter based half band decimators for the device decimators 2016-11-05 21:52:13 +01:00
f4exb f2a50c0c0f Use even/odd FIR filter half band interpolator only if SIMD is available 2016-11-04 22:47:09 +01:00
f4exb 9f74c82715 IntHalfBand FIR filter SSE optimizations 2016-11-04 01:12:39 +01:00
f4exb 2f02d9dd69 IntHalgBandFilterDB: changed some attributes name 2016-11-03 00:30:55 +01:00
Edouard Griffiths a1c73941a2 Debian build: added libbladerf and BladeRF source plugin in the distribution 2016-11-02 15:51:45 +01:00
f4exb 942f897978 Use the double buffer FIR filter with the front end decimators 2016-11-02 09:15:32 +01:00
f4exb 6963c1a2f8 Fixed device input dock not visible when application is first run. Re-order Window submenu items 2016-11-02 03:31:01 +01:00
f4exb 790b024d7b Windows build: implement new HBFilterTraits and IntHalfBandFilterDB classes 2016-11-02 02:58:31 +01:00
f4exb 875f63fd3d Need to have SSE4.1 support when SSE is available for _mm_mullo_epi32 2016-11-02 02:51:13 +01:00
f4exb 86c148ab10 DownChannelizer: use more efficient double buffer half band decvimator 2016-11-01 17:57:46 +01:00
f4exb 5d5593bda7 Tx ph.2: put the double buffered FIR interpolator and decimator in its own class 2016-11-01 15:02:50 +01:00
f4exb ded1d3c298 Place the halfband filter traits in their own class 2016-11-01 11:55:16 +01:00
f4exb bd4d224166 Tx ph.2: IntHalfBandFilter: use double buffer technique for interpolation. Use it with the UpChannelizer and increase order to 96 for better spur rejection. Moreover it is still more CPU efficient 2016-11-01 05:54:25 +01:00
f4exb b2bc5eaebd Tx ph.2: AMMod interpolator: optimize further the number of taps per phase in polyphase filter 2016-11-01 03:37:01 +01:00
f4exb 6a72b12238 Tx ph.2: Windows build: activate SIMD instructions for sdrbase and modam modules 2016-11-01 00:27:20 +01:00
f4exb 704e6e05ae Tx ph.2: AMMod interpolator: increase number of phases in polyphase filter while slightly reducing the number of taps. This gives better spurs rejection 2016-11-01 00:15:10 +01:00
f4exb 3173bc0b07 Tx ph.2: Interpolator polyphase filter: add possibility to specify the number of taps per phase 2016-10-31 23:40:46 +01:00
f4exb 283742cada Tx ph.2: FileSink: more sample rates 2016-10-31 00:33:25 +01:00
f4exb 004cbcb060 Tx ph.2: UpChannelizer: use order 64 filter as longer orders do not improve image rejection 2016-10-31 00:33:20 +01:00
f4exb 06b2c4930e IntHalBandFilter: added order 96 2016-10-30 23:04:54 +01:00
f4exb f5bbbb7cab Tx ph.2: UpChannelizer: allow any sample rate 2016-10-30 22:01:20 +01:00
f4exb 34bf0c4c61 Tx ph.2: fixed core dump in AM modulator by properly locking the settings mutex in the pull method 2016-10-30 20:57:27 +01:00
f4exb 91315913b4 Tx ph.2: change UpChannelizer filter chain from std::list to std::vector 2016-10-30 18:22:33 +01:00
f4exb 31add4919d IntHalfbandFilter: corrected shift left factor for the Samples version of the FIR 2016-10-30 12:50:06 +01:00
f4exb fb2346aba8 Added original half band FIR coefficients as comments 2016-10-30 10:15:47 +01:00